Low-voltage, high-speed circuit designs for gigabit DRAM's

Kyuchan Lee, Changhyun Kim, Dong Ryul Ryu, Jai Hoon Sim, Sang Bo Lee, Byung Sik Moon, Keum Yong Kim, Nam Jong Kim, Seung Moon Yoo, Hong Il Yoon, Jei Hwan Yoo, Soo In Cho

Research output: Contribution to journalArticle

12 Citations (Scopus)

Abstract

This paper describes several new circuit design techniques for low V CC regions: 1) a charge-amplifying boosted sensing (CABS) scheme which amplifies the sensing voltage difference (ΔV BL) as well as the V GS margin by boosting the sensing node voltage with a voltage dependent boosting capacitor and 2) an I/O current sense amplifier with a high gain using a cross-coupled current mirror control scheme and reduced temperature sensitivity using a simple temperature-compensation scheme. An experimental 16 Mb DRAM chip with the 0.18-μm twin-well, triple-metal CMOS process has been fabricated, and an access time from the row address strobe (t RAC) of 28 ns at V CC = 1.5 V and T = 25°C has been obtained.

Original languageEnglish
Pages (from-to)642-647
Number of pages6
JournalIEEE Journal of Solid-State Circuits
Volume32
Issue number5
DOIs
Publication statusPublished - 1997 May 1

Fingerprint

Dynamic random access storage
Networks (circuits)
Electric potential
Mirrors
Capacitors
Temperature
Metals

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering

Cite this

Lee, K., Kim, C., Ryu, D. R., Sim, J. H., Lee, S. B., Moon, B. S., ... Cho, S. I. (1997). Low-voltage, high-speed circuit designs for gigabit DRAM's. IEEE Journal of Solid-State Circuits, 32(5), 642-647. https://doi.org/10.1109/4.568824
Lee, Kyuchan ; Kim, Changhyun ; Ryu, Dong Ryul ; Sim, Jai Hoon ; Lee, Sang Bo ; Moon, Byung Sik ; Kim, Keum Yong ; Kim, Nam Jong ; Yoo, Seung Moon ; Yoon, Hong Il ; Yoo, Jei Hwan ; Cho, Soo In. / Low-voltage, high-speed circuit designs for gigabit DRAM's. In: IEEE Journal of Solid-State Circuits. 1997 ; Vol. 32, No. 5. pp. 642-647.
@article{16ad7cac506c4aea904b2c1e00a7d5ef,
title = "Low-voltage, high-speed circuit designs for gigabit DRAM's",
abstract = "This paper describes several new circuit design techniques for low V CC regions: 1) a charge-amplifying boosted sensing (CABS) scheme which amplifies the sensing voltage difference (ΔV BL) as well as the V GS margin by boosting the sensing node voltage with a voltage dependent boosting capacitor and 2) an I/O current sense amplifier with a high gain using a cross-coupled current mirror control scheme and reduced temperature sensitivity using a simple temperature-compensation scheme. An experimental 16 Mb DRAM chip with the 0.18-μm twin-well, triple-metal CMOS process has been fabricated, and an access time from the row address strobe (t RAC) of 28 ns at V CC = 1.5 V and T = 25°C has been obtained.",
author = "Kyuchan Lee and Changhyun Kim and Ryu, {Dong Ryul} and Sim, {Jai Hoon} and Lee, {Sang Bo} and Moon, {Byung Sik} and Kim, {Keum Yong} and Kim, {Nam Jong} and Yoo, {Seung Moon} and Yoon, {Hong Il} and Yoo, {Jei Hwan} and Cho, {Soo In}",
year = "1997",
month = "5",
day = "1",
doi = "10.1109/4.568824",
language = "English",
volume = "32",
pages = "642--647",
journal = "IEEE Journal of Solid-State Circuits",
issn = "0018-9200",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "5",

}

Lee, K, Kim, C, Ryu, DR, Sim, JH, Lee, SB, Moon, BS, Kim, KY, Kim, NJ, Yoo, SM, Yoon, HI, Yoo, JH & Cho, SI 1997, 'Low-voltage, high-speed circuit designs for gigabit DRAM's', IEEE Journal of Solid-State Circuits, vol. 32, no. 5, pp. 642-647. https://doi.org/10.1109/4.568824

Low-voltage, high-speed circuit designs for gigabit DRAM's. / Lee, Kyuchan; Kim, Changhyun; Ryu, Dong Ryul; Sim, Jai Hoon; Lee, Sang Bo; Moon, Byung Sik; Kim, Keum Yong; Kim, Nam Jong; Yoo, Seung Moon; Yoon, Hong Il; Yoo, Jei Hwan; Cho, Soo In.

In: IEEE Journal of Solid-State Circuits, Vol. 32, No. 5, 01.05.1997, p. 642-647.

Research output: Contribution to journalArticle

TY - JOUR

T1 - Low-voltage, high-speed circuit designs for gigabit DRAM's

AU - Lee, Kyuchan

AU - Kim, Changhyun

AU - Ryu, Dong Ryul

AU - Sim, Jai Hoon

AU - Lee, Sang Bo

AU - Moon, Byung Sik

AU - Kim, Keum Yong

AU - Kim, Nam Jong

AU - Yoo, Seung Moon

AU - Yoon, Hong Il

AU - Yoo, Jei Hwan

AU - Cho, Soo In

PY - 1997/5/1

Y1 - 1997/5/1

N2 - This paper describes several new circuit design techniques for low V CC regions: 1) a charge-amplifying boosted sensing (CABS) scheme which amplifies the sensing voltage difference (ΔV BL) as well as the V GS margin by boosting the sensing node voltage with a voltage dependent boosting capacitor and 2) an I/O current sense amplifier with a high gain using a cross-coupled current mirror control scheme and reduced temperature sensitivity using a simple temperature-compensation scheme. An experimental 16 Mb DRAM chip with the 0.18-μm twin-well, triple-metal CMOS process has been fabricated, and an access time from the row address strobe (t RAC) of 28 ns at V CC = 1.5 V and T = 25°C has been obtained.

AB - This paper describes several new circuit design techniques for low V CC regions: 1) a charge-amplifying boosted sensing (CABS) scheme which amplifies the sensing voltage difference (ΔV BL) as well as the V GS margin by boosting the sensing node voltage with a voltage dependent boosting capacitor and 2) an I/O current sense amplifier with a high gain using a cross-coupled current mirror control scheme and reduced temperature sensitivity using a simple temperature-compensation scheme. An experimental 16 Mb DRAM chip with the 0.18-μm twin-well, triple-metal CMOS process has been fabricated, and an access time from the row address strobe (t RAC) of 28 ns at V CC = 1.5 V and T = 25°C has been obtained.

UR - http://www.scopus.com/inward/record.url?scp=0031139336&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0031139336&partnerID=8YFLogxK

U2 - 10.1109/4.568824

DO - 10.1109/4.568824

M3 - Article

AN - SCOPUS:0031139336

VL - 32

SP - 642

EP - 647

JO - IEEE Journal of Solid-State Circuits

JF - IEEE Journal of Solid-State Circuits

SN - 0018-9200

IS - 5

ER -