Measuring error-Tolerance in SRAM architecture on hardware accelerated neural network

Sangheon Kwon, Kyungmin Lee, Yoonsoo Kim, Kyungah Kim, Changmin Lee, Won Woo Ro

Research output: Chapter in Book/Report/Conference proceedingConference contribution

3 Citations (Scopus)

Abstract

Hardware accelerators for convolutional neural network (CNN) accompany a large amount of SRAM in order to reduce the number of expensive off-chip DRAM accesses. This design trend gives implications to architects: The SRAM area will dominate the entire chip area for the future CNN accelerators. Since the probability of soft errors such as energetic particle strikes goes as the density of SRAM, errors on memory sub-system will become a major concern as process technology scales. In this paper, we investigate the necessity of a faulttolerant memory system, against such soft errors, in hardware accelerated neural network. We found that convolutional layers have different error tolerance from each other. The error tolerance of a layer tends to get worse as it goes on the output layer.

Original languageEnglish
Title of host publication2016 IEEE International Conference on Consumer Electronics-Asia, ICCE-Asia 2016
PublisherInstitute of Electrical and Electronics Engineers Inc.
ISBN (Electronic)9781509027439
DOIs
Publication statusPublished - 2017 Jan 3
Event2016 IEEE International Conference on Consumer Electronics-Asia, ICCE-Asia 2016 - Seoul, Korea, Republic of
Duration: 2016 Oct 262016 Oct 28

Publication series

Name2016 IEEE International Conference on Consumer Electronics-Asia, ICCE-Asia 2016

Other

Other2016 IEEE International Conference on Consumer Electronics-Asia, ICCE-Asia 2016
CountryKorea, Republic of
CitySeoul
Period16/10/2616/10/28

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering
  • Instrumentation

Fingerprint Dive into the research topics of 'Measuring error-Tolerance in SRAM architecture on hardware accelerated neural network'. Together they form a unique fingerprint.

  • Cite this

    Kwon, S., Lee, K., Kim, Y., Kim, K., Lee, C., & Ro, W. W. (2017). Measuring error-Tolerance in SRAM architecture on hardware accelerated neural network. In 2016 IEEE International Conference on Consumer Electronics-Asia, ICCE-Asia 2016 [7804818] (2016 IEEE International Conference on Consumer Electronics-Asia, ICCE-Asia 2016). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/ICCE-Asia.2016.7804818