Memory sub-system optimization on a SIMD video signal processor for multi-standard CODEC

Jung Wook Park, Cheong Ghil Kim, Gi Ho Park, Shin Dug Kim

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

Video has become a key multimedia application in embedded systems and various standards have been developed for specific purposes. As a result, high performance and flexible functionality are required to design embedded systems for video CODEC. SIMD extension is well known as a representative approach to overcome performance bottlenecks of programmable processors, especially in the multimedia operations. This paper proposes a novel linear SIMD processing array with an intelligent local memory structure and its associated software optimization for video decoding. An entire evaluation, including component design, system integration, and cycle accurate simulation is accomplished by a system-level SoC design tool. Compared to conventional SIMD approaches, the proposed method can reduce the execution cycle by approximately 25%.

Original languageEnglish
Title of host publication2012 International Conference on Information Science and Applications, ICISA 2012
DOIs
Publication statusPublished - 2012
Event2012 International Conference on Information Science and Applications, ICISA 2012 - Suwon, Korea, Republic of
Duration: 2012 May 232012 May 25

Publication series

Name2012 International Conference on Information Science and Applications, ICISA 2012

Other

Other2012 International Conference on Information Science and Applications, ICISA 2012
CountryKorea, Republic of
CitySuwon
Period12/5/2312/5/25

All Science Journal Classification (ASJC) codes

  • Computer Science Applications
  • Information Systems

Fingerprint Dive into the research topics of 'Memory sub-system optimization on a SIMD video signal processor for multi-standard CODEC'. Together they form a unique fingerprint.

Cite this