Mixed integer linear programming-based optimal topology synthesis of cascaded crossbar switches

Minje Jun, Sungjoo Yoo, Eui Young Chung

Research output: Chapter in Book/Report/Conference proceedingConference contribution

16 Citations (Scopus)

Abstract

We present a topology synthesis method for high performance System-on-Chip (SoC) design. Our method provides an optimal topology of on-chip communication network for the given bandwidth, latency, frequency and/or area constraints. The optimal topology consists of multiple crossbar switches and some of them can be connected in a cascaded fashion for higher clock frequency and/or area efficiency. Compared to previous works, the major contribution of our work is the exactness of the solution from two aspects. First, the solving method of our work is exact by employing the mixed integer linear programming (MILP) method. Second, we generalize the crossbar switch representation in MILP in order that the optimal topology can include any arbitrary sizes of crossbar switches together. The experimental results show that the topologies optimized for the clock frequency (area) give up to 37.3% (12.7%) improvements compared to the conventional single large crossbar switch networks for two industrial strength SoC designs.

Original languageEnglish
Title of host publication2008 Asia and South Pacific Design Automation Conference, ASP-DAC
Pages583-588
Number of pages6
DOIs
Publication statusPublished - 2008 Aug 21
Event2008 Asia and South Pacific Design Automation Conference, ASP-DAC - Seoul, Korea, Republic of
Duration: 2008 Mar 212008 Mar 24

Publication series

NameProceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Other

Other2008 Asia and South Pacific Design Automation Conference, ASP-DAC
CountryKorea, Republic of
CitySeoul
Period08/3/2108/3/24

Fingerprint

Linear programming
Switches
Topology
Clocks
Telecommunication networks
Bandwidth
System-on-chip

All Science Journal Classification (ASJC) codes

  • Computer Science Applications
  • Computer Graphics and Computer-Aided Design
  • Electrical and Electronic Engineering

Cite this

Jun, M., Yoo, S., & Chung, E. Y. (2008). Mixed integer linear programming-based optimal topology synthesis of cascaded crossbar switches. In 2008 Asia and South Pacific Design Automation Conference, ASP-DAC (pp. 583-588). [4484019] (Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC). https://doi.org/10.1109/ASPDAC.2008.4484019
Jun, Minje ; Yoo, Sungjoo ; Chung, Eui Young. / Mixed integer linear programming-based optimal topology synthesis of cascaded crossbar switches. 2008 Asia and South Pacific Design Automation Conference, ASP-DAC. 2008. pp. 583-588 (Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC).
@inproceedings{d084e9c756024b7e935910e106c54898,
title = "Mixed integer linear programming-based optimal topology synthesis of cascaded crossbar switches",
abstract = "We present a topology synthesis method for high performance System-on-Chip (SoC) design. Our method provides an optimal topology of on-chip communication network for the given bandwidth, latency, frequency and/or area constraints. The optimal topology consists of multiple crossbar switches and some of them can be connected in a cascaded fashion for higher clock frequency and/or area efficiency. Compared to previous works, the major contribution of our work is the exactness of the solution from two aspects. First, the solving method of our work is exact by employing the mixed integer linear programming (MILP) method. Second, we generalize the crossbar switch representation in MILP in order that the optimal topology can include any arbitrary sizes of crossbar switches together. The experimental results show that the topologies optimized for the clock frequency (area) give up to 37.3{\%} (12.7{\%}) improvements compared to the conventional single large crossbar switch networks for two industrial strength SoC designs.",
author = "Minje Jun and Sungjoo Yoo and Chung, {Eui Young}",
year = "2008",
month = "8",
day = "21",
doi = "10.1109/ASPDAC.2008.4484019",
language = "English",
isbn = "9781424419227",
series = "Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",
pages = "583--588",
booktitle = "2008 Asia and South Pacific Design Automation Conference, ASP-DAC",

}

Jun, M, Yoo, S & Chung, EY 2008, Mixed integer linear programming-based optimal topology synthesis of cascaded crossbar switches. in 2008 Asia and South Pacific Design Automation Conference, ASP-DAC., 4484019, Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC, pp. 583-588, 2008 Asia and South Pacific Design Automation Conference, ASP-DAC, Seoul, Korea, Republic of, 08/3/21. https://doi.org/10.1109/ASPDAC.2008.4484019

Mixed integer linear programming-based optimal topology synthesis of cascaded crossbar switches. / Jun, Minje; Yoo, Sungjoo; Chung, Eui Young.

2008 Asia and South Pacific Design Automation Conference, ASP-DAC. 2008. p. 583-588 4484019 (Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - Mixed integer linear programming-based optimal topology synthesis of cascaded crossbar switches

AU - Jun, Minje

AU - Yoo, Sungjoo

AU - Chung, Eui Young

PY - 2008/8/21

Y1 - 2008/8/21

N2 - We present a topology synthesis method for high performance System-on-Chip (SoC) design. Our method provides an optimal topology of on-chip communication network for the given bandwidth, latency, frequency and/or area constraints. The optimal topology consists of multiple crossbar switches and some of them can be connected in a cascaded fashion for higher clock frequency and/or area efficiency. Compared to previous works, the major contribution of our work is the exactness of the solution from two aspects. First, the solving method of our work is exact by employing the mixed integer linear programming (MILP) method. Second, we generalize the crossbar switch representation in MILP in order that the optimal topology can include any arbitrary sizes of crossbar switches together. The experimental results show that the topologies optimized for the clock frequency (area) give up to 37.3% (12.7%) improvements compared to the conventional single large crossbar switch networks for two industrial strength SoC designs.

AB - We present a topology synthesis method for high performance System-on-Chip (SoC) design. Our method provides an optimal topology of on-chip communication network for the given bandwidth, latency, frequency and/or area constraints. The optimal topology consists of multiple crossbar switches and some of them can be connected in a cascaded fashion for higher clock frequency and/or area efficiency. Compared to previous works, the major contribution of our work is the exactness of the solution from two aspects. First, the solving method of our work is exact by employing the mixed integer linear programming (MILP) method. Second, we generalize the crossbar switch representation in MILP in order that the optimal topology can include any arbitrary sizes of crossbar switches together. The experimental results show that the topologies optimized for the clock frequency (area) give up to 37.3% (12.7%) improvements compared to the conventional single large crossbar switch networks for two industrial strength SoC designs.

UR - http://www.scopus.com/inward/record.url?scp=49549121054&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=49549121054&partnerID=8YFLogxK

U2 - 10.1109/ASPDAC.2008.4484019

DO - 10.1109/ASPDAC.2008.4484019

M3 - Conference contribution

AN - SCOPUS:49549121054

SN - 9781424419227

T3 - Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

SP - 583

EP - 588

BT - 2008 Asia and South Pacific Design Automation Conference, ASP-DAC

ER -

Jun M, Yoo S, Chung EY. Mixed integer linear programming-based optimal topology synthesis of cascaded crossbar switches. In 2008 Asia and South Pacific Design Automation Conference, ASP-DAC. 2008. p. 583-588. 4484019. (Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC). https://doi.org/10.1109/ASPDAC.2008.4484019