Modular charge recycling pass transistor logic (MCRPL)

Seong Ook Jung; Sung Mo Kang

doi:10.1049/el:20000386

Modular charge recycling pass transistor logic (MCRPL)

Seong Ook Jung, Sung Mo Kang

Department of Electrical and Electronic Engineering

Research output: Contribution to journal › Article › peer-review

8 Citations (Scopus)

Abstract

Modular charge recycling pass transistor logic (MCRPL) based on the charge recycling concept and a modular circuit design methodology is proposed for high speed and low power applications. In an 8 bit comparator, MCRPL improves the power-delay product over that obtained using dynamic differential cascode voltage switch (DCVS) logic and half-rail differential logic (HRDL) by 53 and 30%, respectively.

Original language	English
Pages (from-to)	404-405
Number of pages	2
Journal	Electronics Letters
Volume	36
Issue number	5
DOIs	https://doi.org/10.1049/el:20000386
Publication status	Published - 2000 Mar 2

All Science Journal Classification (ASJC) codes

Electrical and Electronic Engineering

Access to Document

10.1049/el:20000386

Cite this

@article{35c0cbc086ce46df9e1e64d7250dc0ba,

title = "Modular charge recycling pass transistor logic (MCRPL)",

abstract = "Modular charge recycling pass transistor logic (MCRPL) based on the charge recycling concept and a modular circuit design methodology is proposed for high speed and low power applications. In an 8 bit comparator, MCRPL improves the power-delay product over that obtained using dynamic differential cascode voltage switch (DCVS) logic and half-rail differential logic (HRDL) by 53 and 30%, respectively.",

author = "Jung, {Seong Ook} and Kang, {Sung Mo}",

year = "2000",

month = mar,

day = "2",

doi = "10.1049/el:20000386",

language = "English",

volume = "36",

pages = "404--405",

journal = "Electronics Letters",

issn = "0013-5194",

publisher = "Institution of Engineering and Technology",

number = "5",

}

TY - JOUR

T1 - Modular charge recycling pass transistor logic (MCRPL)

AU - Jung, Seong Ook

AU - Kang, Sung Mo

PY - 2000/3/2

Y1 - 2000/3/2

N2 - Modular charge recycling pass transistor logic (MCRPL) based on the charge recycling concept and a modular circuit design methodology is proposed for high speed and low power applications. In an 8 bit comparator, MCRPL improves the power-delay product over that obtained using dynamic differential cascode voltage switch (DCVS) logic and half-rail differential logic (HRDL) by 53 and 30%, respectively.

AB - Modular charge recycling pass transistor logic (MCRPL) based on the charge recycling concept and a modular circuit design methodology is proposed for high speed and low power applications. In an 8 bit comparator, MCRPL improves the power-delay product over that obtained using dynamic differential cascode voltage switch (DCVS) logic and half-rail differential logic (HRDL) by 53 and 30%, respectively.

UR - http://www.scopus.com/inward/record.url?scp=0033907625&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0033907625&partnerID=8YFLogxK

U2 - 10.1049/el:20000386

DO - 10.1049/el:20000386

M3 - Article

AN - SCOPUS:0033907625

VL - 36

SP - 404

EP - 405

JO - Electronics Letters

JF - Electronics Letters

SN - 0013-5194

IS - 5

ER -

Modular charge recycling pass transistor logic (MCRPL)

Abstract

All Science Journal Classification (ASJC) codes

Access to Document

Other files and links

Fingerprint

Cite this