Multi-level cache vulnerability estimation

The first step to protect memory

Yohan Ko, Kyoungwoo Lee

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

Cache is one of the most susceptible microarchitectural components against soft errors since cache memory not only takes up the majority of chip area but also is frequently accessed by other microarchitectural components. Several protection techniques have been proposed in order to improve the cache reliability. These cache protections can significantly affect the overall performance of the entire processor. Thus, it is extremely important to quantify the reliability of cache memory with and without protections in order to choose appropriate protection techniques. In this paper, we model the vulnerability estimation with considering generally used protection techniques, such as parity and error correction code, on multi-level cache memory. In common processors, level 1 and 2 caches are protected by parity and error correction code, respectively, but our experimental results reveal several interesting results. First off, parity protection for level 1 instruction cache can be good way to decrease the vulnerability, but it is inefficient for level 1 data cache. In special cases, parity protection for level 1 data cache can worsen the reliability as compared to unprotected cache. Secondly, parity protection for level 2 cache can decrease the vulnerability almost by half with the comparable overheads. For some benchmarks, parity protection for level 2 cache can be as reliable as error correcting code with much less overheads.

Original languageEnglish
Title of host publication2016 IEEE International Conference on Systems, Man, and Cybernetics, SMC 2016 - Conference Proceedings
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages1165-1170
Number of pages6
ISBN (Electronic)9781509018970
DOIs
Publication statusPublished - 2017 Feb 6
Event2016 IEEE International Conference on Systems, Man, and Cybernetics, SMC 2016 - Budapest, Hungary
Duration: 2016 Oct 92016 Oct 12

Other

Other2016 IEEE International Conference on Systems, Man, and Cybernetics, SMC 2016
CountryHungary
CityBudapest
Period16/10/916/10/12

Fingerprint

Cache memory
Vulnerability
Cache
Error correction
Data storage equipment
Parity
Error Correction
Soft Error
Decrease
Error-correcting Codes
Quantify
Chip
Choose
Entire
Benchmark

All Science Journal Classification (ASJC) codes

  • Computer Vision and Pattern Recognition
  • Artificial Intelligence
  • Control and Optimization
  • Human-Computer Interaction

Cite this

Ko, Y., & Lee, K. (2017). Multi-level cache vulnerability estimation: The first step to protect memory. In 2016 IEEE International Conference on Systems, Man, and Cybernetics, SMC 2016 - Conference Proceedings (pp. 1165-1170). [7844399] Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/SMC.2016.7844399
Ko, Yohan ; Lee, Kyoungwoo. / Multi-level cache vulnerability estimation : The first step to protect memory. 2016 IEEE International Conference on Systems, Man, and Cybernetics, SMC 2016 - Conference Proceedings. Institute of Electrical and Electronics Engineers Inc., 2017. pp. 1165-1170
@inproceedings{cc010630526d433c89711ca6720a7d9e,
title = "Multi-level cache vulnerability estimation: The first step to protect memory",
abstract = "Cache is one of the most susceptible microarchitectural components against soft errors since cache memory not only takes up the majority of chip area but also is frequently accessed by other microarchitectural components. Several protection techniques have been proposed in order to improve the cache reliability. These cache protections can significantly affect the overall performance of the entire processor. Thus, it is extremely important to quantify the reliability of cache memory with and without protections in order to choose appropriate protection techniques. In this paper, we model the vulnerability estimation with considering generally used protection techniques, such as parity and error correction code, on multi-level cache memory. In common processors, level 1 and 2 caches are protected by parity and error correction code, respectively, but our experimental results reveal several interesting results. First off, parity protection for level 1 instruction cache can be good way to decrease the vulnerability, but it is inefficient for level 1 data cache. In special cases, parity protection for level 1 data cache can worsen the reliability as compared to unprotected cache. Secondly, parity protection for level 2 cache can decrease the vulnerability almost by half with the comparable overheads. For some benchmarks, parity protection for level 2 cache can be as reliable as error correcting code with much less overheads.",
author = "Yohan Ko and Kyoungwoo Lee",
year = "2017",
month = "2",
day = "6",
doi = "10.1109/SMC.2016.7844399",
language = "English",
pages = "1165--1170",
booktitle = "2016 IEEE International Conference on Systems, Man, and Cybernetics, SMC 2016 - Conference Proceedings",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
address = "United States",

}

Ko, Y & Lee, K 2017, Multi-level cache vulnerability estimation: The first step to protect memory. in 2016 IEEE International Conference on Systems, Man, and Cybernetics, SMC 2016 - Conference Proceedings., 7844399, Institute of Electrical and Electronics Engineers Inc., pp. 1165-1170, 2016 IEEE International Conference on Systems, Man, and Cybernetics, SMC 2016, Budapest, Hungary, 16/10/9. https://doi.org/10.1109/SMC.2016.7844399

Multi-level cache vulnerability estimation : The first step to protect memory. / Ko, Yohan; Lee, Kyoungwoo.

2016 IEEE International Conference on Systems, Man, and Cybernetics, SMC 2016 - Conference Proceedings. Institute of Electrical and Electronics Engineers Inc., 2017. p. 1165-1170 7844399.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - Multi-level cache vulnerability estimation

T2 - The first step to protect memory

AU - Ko, Yohan

AU - Lee, Kyoungwoo

PY - 2017/2/6

Y1 - 2017/2/6

N2 - Cache is one of the most susceptible microarchitectural components against soft errors since cache memory not only takes up the majority of chip area but also is frequently accessed by other microarchitectural components. Several protection techniques have been proposed in order to improve the cache reliability. These cache protections can significantly affect the overall performance of the entire processor. Thus, it is extremely important to quantify the reliability of cache memory with and without protections in order to choose appropriate protection techniques. In this paper, we model the vulnerability estimation with considering generally used protection techniques, such as parity and error correction code, on multi-level cache memory. In common processors, level 1 and 2 caches are protected by parity and error correction code, respectively, but our experimental results reveal several interesting results. First off, parity protection for level 1 instruction cache can be good way to decrease the vulnerability, but it is inefficient for level 1 data cache. In special cases, parity protection for level 1 data cache can worsen the reliability as compared to unprotected cache. Secondly, parity protection for level 2 cache can decrease the vulnerability almost by half with the comparable overheads. For some benchmarks, parity protection for level 2 cache can be as reliable as error correcting code with much less overheads.

AB - Cache is one of the most susceptible microarchitectural components against soft errors since cache memory not only takes up the majority of chip area but also is frequently accessed by other microarchitectural components. Several protection techniques have been proposed in order to improve the cache reliability. These cache protections can significantly affect the overall performance of the entire processor. Thus, it is extremely important to quantify the reliability of cache memory with and without protections in order to choose appropriate protection techniques. In this paper, we model the vulnerability estimation with considering generally used protection techniques, such as parity and error correction code, on multi-level cache memory. In common processors, level 1 and 2 caches are protected by parity and error correction code, respectively, but our experimental results reveal several interesting results. First off, parity protection for level 1 instruction cache can be good way to decrease the vulnerability, but it is inefficient for level 1 data cache. In special cases, parity protection for level 1 data cache can worsen the reliability as compared to unprotected cache. Secondly, parity protection for level 2 cache can decrease the vulnerability almost by half with the comparable overheads. For some benchmarks, parity protection for level 2 cache can be as reliable as error correcting code with much less overheads.

UR - http://www.scopus.com/inward/record.url?scp=85015718735&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85015718735&partnerID=8YFLogxK

U2 - 10.1109/SMC.2016.7844399

DO - 10.1109/SMC.2016.7844399

M3 - Conference contribution

SP - 1165

EP - 1170

BT - 2016 IEEE International Conference on Systems, Man, and Cybernetics, SMC 2016 - Conference Proceedings

PB - Institute of Electrical and Electronics Engineers Inc.

ER -

Ko Y, Lee K. Multi-level cache vulnerability estimation: The first step to protect memory. In 2016 IEEE International Conference on Systems, Man, and Cybernetics, SMC 2016 - Conference Proceedings. Institute of Electrical and Electronics Engineers Inc. 2017. p. 1165-1170. 7844399 https://doi.org/10.1109/SMC.2016.7844399