Multicore speedup models using frequency scaling with fixed power budget

Seungwon Lee, Seung Hun Kim, Won Woo Ro

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

Utilization of a core with delay faults by frequency scaling reduces performance degradation in a multicore processor. When the frequency of a delay fault core is decreased, frequencies of the rest cores can be increased within a fixed power budget since the amount of dynamic power is proportional to the clock frequency. We propose two speedup models based on modified Amdahl's law for the frequency scaling of a multicore architecture. From the models, we derive an attainable maximum speedup of a multicore processor with a delay fault core.

Original languageEnglish
Title of host publication13th International Conference on Electronics, Information, and Communication, ICEIC 2014 - Proceedings
PublisherInstitute of Electrical and Electronics Engineers Inc.
ISBN (Electronic)9781479939428
DOIs
Publication statusPublished - 2014 Jan 1
Event13th International Conference on Electronics, Information, and Communication, ICEIC 2014 - Kota Kinabalu, Malaysia
Duration: 2014 Jan 152014 Jan 18

Other

Other13th International Conference on Electronics, Information, and Communication, ICEIC 2014
CountryMalaysia
CityKota Kinabalu
Period14/1/1514/1/18

Fingerprint

Clocks
Degradation

All Science Journal Classification (ASJC) codes

  • Control and Systems Engineering
  • Electrical and Electronic Engineering

Cite this

Lee, S., Kim, S. H., & Ro, W. W. (2014). Multicore speedup models using frequency scaling with fixed power budget. In 13th International Conference on Electronics, Information, and Communication, ICEIC 2014 - Proceedings [6914403] Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/ELINFOCOM.2014.6914403
Lee, Seungwon ; Kim, Seung Hun ; Ro, Won Woo. / Multicore speedup models using frequency scaling with fixed power budget. 13th International Conference on Electronics, Information, and Communication, ICEIC 2014 - Proceedings. Institute of Electrical and Electronics Engineers Inc., 2014.
@inproceedings{3b76589b964a41e39f3e148a3013581e,
title = "Multicore speedup models using frequency scaling with fixed power budget",
abstract = "Utilization of a core with delay faults by frequency scaling reduces performance degradation in a multicore processor. When the frequency of a delay fault core is decreased, frequencies of the rest cores can be increased within a fixed power budget since the amount of dynamic power is proportional to the clock frequency. We propose two speedup models based on modified Amdahl's law for the frequency scaling of a multicore architecture. From the models, we derive an attainable maximum speedup of a multicore processor with a delay fault core.",
author = "Seungwon Lee and Kim, {Seung Hun} and Ro, {Won Woo}",
year = "2014",
month = "1",
day = "1",
doi = "10.1109/ELINFOCOM.2014.6914403",
language = "English",
booktitle = "13th International Conference on Electronics, Information, and Communication, ICEIC 2014 - Proceedings",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
address = "United States",

}

Lee, S, Kim, SH & Ro, WW 2014, Multicore speedup models using frequency scaling with fixed power budget. in 13th International Conference on Electronics, Information, and Communication, ICEIC 2014 - Proceedings., 6914403, Institute of Electrical and Electronics Engineers Inc., 13th International Conference on Electronics, Information, and Communication, ICEIC 2014, Kota Kinabalu, Malaysia, 14/1/15. https://doi.org/10.1109/ELINFOCOM.2014.6914403

Multicore speedup models using frequency scaling with fixed power budget. / Lee, Seungwon; Kim, Seung Hun; Ro, Won Woo.

13th International Conference on Electronics, Information, and Communication, ICEIC 2014 - Proceedings. Institute of Electrical and Electronics Engineers Inc., 2014. 6914403.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - Multicore speedup models using frequency scaling with fixed power budget

AU - Lee, Seungwon

AU - Kim, Seung Hun

AU - Ro, Won Woo

PY - 2014/1/1

Y1 - 2014/1/1

N2 - Utilization of a core with delay faults by frequency scaling reduces performance degradation in a multicore processor. When the frequency of a delay fault core is decreased, frequencies of the rest cores can be increased within a fixed power budget since the amount of dynamic power is proportional to the clock frequency. We propose two speedup models based on modified Amdahl's law for the frequency scaling of a multicore architecture. From the models, we derive an attainable maximum speedup of a multicore processor with a delay fault core.

AB - Utilization of a core with delay faults by frequency scaling reduces performance degradation in a multicore processor. When the frequency of a delay fault core is decreased, frequencies of the rest cores can be increased within a fixed power budget since the amount of dynamic power is proportional to the clock frequency. We propose two speedup models based on modified Amdahl's law for the frequency scaling of a multicore architecture. From the models, we derive an attainable maximum speedup of a multicore processor with a delay fault core.

UR - http://www.scopus.com/inward/record.url?scp=84910047972&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84910047972&partnerID=8YFLogxK

U2 - 10.1109/ELINFOCOM.2014.6914403

DO - 10.1109/ELINFOCOM.2014.6914403

M3 - Conference contribution

BT - 13th International Conference on Electronics, Information, and Communication, ICEIC 2014 - Proceedings

PB - Institute of Electrical and Electronics Engineers Inc.

ER -

Lee S, Kim SH, Ro WW. Multicore speedup models using frequency scaling with fixed power budget. In 13th International Conference on Electronics, Information, and Communication, ICEIC 2014 - Proceedings. Institute of Electrical and Electronics Engineers Inc. 2014. 6914403 https://doi.org/10.1109/ELINFOCOM.2014.6914403