NAND Flash Memory with Multiple Page Sizes for High-Performance Storage Devices

Jin Young Kim, Sang Hoon Park, Hyeokjun Seo, Ki Whan Song, Sungroh Yoon, Eui Young Chung

Research output: Contribution to journalArticle

7 Citations (Scopus)

Abstract

In recent years, the demand for NAND flash-based storage devices has rapidly increased because of the popularization of various portable devices. NAND flash memory (NFM) offers many advantages, such as nonvolatility, high performance, the small form factor, and low-power consumption, while achieving high chip integration with a specialized architecture for bulk data access. A unit of NFM's read and program operations, the page, has continuously grown. Although increasing page size reduces costs, it adversely affects performance because of the resultant side effects, such as fragmentation and wasted space, caused by the incongruity of data and page sizes. To address this issue, we propose a multiple-page-size NFM architecture and its management. Our method dramatically improves write performance through adopting multiple page sizes without requiring additional area overhead or manufacturing processes. Based on the experimental results, the proposed NFM improves write latency and NFM lifetime by up to 65% and 62%, respectively, compared with the single-page-size NFM.

Original languageEnglish
Article number7066966
Pages (from-to)764-768
Number of pages5
JournalIEEE Transactions on Very Large Scale Integration (VLSI) Systems
Volume24
Issue number2
DOIs
Publication statusPublished - 2016 Feb

Fingerprint

Flash memory
Memory architecture
Electric power utilization
Costs

All Science Journal Classification (ASJC) codes

  • Software
  • Hardware and Architecture
  • Electrical and Electronic Engineering

Cite this

Kim, Jin Young ; Park, Sang Hoon ; Seo, Hyeokjun ; Song, Ki Whan ; Yoon, Sungroh ; Chung, Eui Young. / NAND Flash Memory with Multiple Page Sizes for High-Performance Storage Devices. In: IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 2016 ; Vol. 24, No. 2. pp. 764-768.
@article{82938867f3b9457d93f3e7d5d7b430ab,
title = "NAND Flash Memory with Multiple Page Sizes for High-Performance Storage Devices",
abstract = "In recent years, the demand for NAND flash-based storage devices has rapidly increased because of the popularization of various portable devices. NAND flash memory (NFM) offers many advantages, such as nonvolatility, high performance, the small form factor, and low-power consumption, while achieving high chip integration with a specialized architecture for bulk data access. A unit of NFM's read and program operations, the page, has continuously grown. Although increasing page size reduces costs, it adversely affects performance because of the resultant side effects, such as fragmentation and wasted space, caused by the incongruity of data and page sizes. To address this issue, we propose a multiple-page-size NFM architecture and its management. Our method dramatically improves write performance through adopting multiple page sizes without requiring additional area overhead or manufacturing processes. Based on the experimental results, the proposed NFM improves write latency and NFM lifetime by up to 65{\%} and 62{\%}, respectively, compared with the single-page-size NFM.",
author = "Kim, {Jin Young} and Park, {Sang Hoon} and Hyeokjun Seo and Song, {Ki Whan} and Sungroh Yoon and Chung, {Eui Young}",
year = "2016",
month = "2",
doi = "10.1109/TVLSI.2015.2409055",
language = "English",
volume = "24",
pages = "764--768",
journal = "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
issn = "1063-8210",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "2",

}

NAND Flash Memory with Multiple Page Sizes for High-Performance Storage Devices. / Kim, Jin Young; Park, Sang Hoon; Seo, Hyeokjun; Song, Ki Whan; Yoon, Sungroh; Chung, Eui Young.

In: IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 24, No. 2, 7066966, 02.2016, p. 764-768.

Research output: Contribution to journalArticle

TY - JOUR

T1 - NAND Flash Memory with Multiple Page Sizes for High-Performance Storage Devices

AU - Kim, Jin Young

AU - Park, Sang Hoon

AU - Seo, Hyeokjun

AU - Song, Ki Whan

AU - Yoon, Sungroh

AU - Chung, Eui Young

PY - 2016/2

Y1 - 2016/2

N2 - In recent years, the demand for NAND flash-based storage devices has rapidly increased because of the popularization of various portable devices. NAND flash memory (NFM) offers many advantages, such as nonvolatility, high performance, the small form factor, and low-power consumption, while achieving high chip integration with a specialized architecture for bulk data access. A unit of NFM's read and program operations, the page, has continuously grown. Although increasing page size reduces costs, it adversely affects performance because of the resultant side effects, such as fragmentation and wasted space, caused by the incongruity of data and page sizes. To address this issue, we propose a multiple-page-size NFM architecture and its management. Our method dramatically improves write performance through adopting multiple page sizes without requiring additional area overhead or manufacturing processes. Based on the experimental results, the proposed NFM improves write latency and NFM lifetime by up to 65% and 62%, respectively, compared with the single-page-size NFM.

AB - In recent years, the demand for NAND flash-based storage devices has rapidly increased because of the popularization of various portable devices. NAND flash memory (NFM) offers many advantages, such as nonvolatility, high performance, the small form factor, and low-power consumption, while achieving high chip integration with a specialized architecture for bulk data access. A unit of NFM's read and program operations, the page, has continuously grown. Although increasing page size reduces costs, it adversely affects performance because of the resultant side effects, such as fragmentation and wasted space, caused by the incongruity of data and page sizes. To address this issue, we propose a multiple-page-size NFM architecture and its management. Our method dramatically improves write performance through adopting multiple page sizes without requiring additional area overhead or manufacturing processes. Based on the experimental results, the proposed NFM improves write latency and NFM lifetime by up to 65% and 62%, respectively, compared with the single-page-size NFM.

UR - http://www.scopus.com/inward/record.url?scp=84925853802&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84925853802&partnerID=8YFLogxK

U2 - 10.1109/TVLSI.2015.2409055

DO - 10.1109/TVLSI.2015.2409055

M3 - Article

AN - SCOPUS:84925853802

VL - 24

SP - 764

EP - 768

JO - IEEE Transactions on Very Large Scale Integration (VLSI) Systems

JF - IEEE Transactions on Very Large Scale Integration (VLSI) Systems

SN - 1063-8210

IS - 2

M1 - 7066966

ER -