Noise constrained power optimization for dual V/sub T/ domino logic

Seong Ook Jung, Ki Wook Kim, Sung Mo Kang

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Citation (Scopus)

Abstract

In dual threshold voltage techniques, significant subthreshold leakage current is one of the most important design problems. When dual threshold voltage is applied to the domino logic, noise immunity has to be carefully considered because the significant subthreshold current makes dynamic nodes much more susceptible to noise. In this paper, an analytical model for proper keeper transistor sizing to meet noise constraint is presented. Based on the same noise constraint, we propose dual threshold voltage domino logic technique to save power consumption.

Original languageEnglish
Title of host publicationISCAS 2001 - 2001 IEEE International Symposium on Circuits and Systems, Conference Proceedings
Pages158-161
Number of pages4
DOIs
Publication statusPublished - 2001 Dec 1
Event2001 IEEE International Symposium on Circuits and Systems, ISCAS 2001 - Sydney, NSW, Australia
Duration: 2001 May 62001 May 9

Publication series

NameISCAS 2001 - 2001 IEEE International Symposium on Circuits and Systems, Conference Proceedings
Volume4

Other

Other2001 IEEE International Symposium on Circuits and Systems, ISCAS 2001
CountryAustralia
CitySydney, NSW
Period01/5/601/5/9

Fingerprint

Threshold voltage
Leakage currents
Analytical models
Transistors
Electric power utilization

All Science Journal Classification (ASJC) codes

  • Hardware and Architecture
  • Electrical and Electronic Engineering

Cite this

Jung, S. O., Kim, K. W., & Kang, S. M. (2001). Noise constrained power optimization for dual V/sub T/ domino logic. In ISCAS 2001 - 2001 IEEE International Symposium on Circuits and Systems, Conference Proceedings (pp. 158-161). [922196] (ISCAS 2001 - 2001 IEEE International Symposium on Circuits and Systems, Conference Proceedings; Vol. 4). https://doi.org/10.1109/ISCAS.2001.922196
Jung, Seong Ook ; Kim, Ki Wook ; Kang, Sung Mo. / Noise constrained power optimization for dual V/sub T/ domino logic. ISCAS 2001 - 2001 IEEE International Symposium on Circuits and Systems, Conference Proceedings. 2001. pp. 158-161 (ISCAS 2001 - 2001 IEEE International Symposium on Circuits and Systems, Conference Proceedings).
@inproceedings{24058a880ae84708acb4d32aebfc5765,
title = "Noise constrained power optimization for dual V/sub T/ domino logic",
abstract = "In dual threshold voltage techniques, significant subthreshold leakage current is one of the most important design problems. When dual threshold voltage is applied to the domino logic, noise immunity has to be carefully considered because the significant subthreshold current makes dynamic nodes much more susceptible to noise. In this paper, an analytical model for proper keeper transistor sizing to meet noise constraint is presented. Based on the same noise constraint, we propose dual threshold voltage domino logic technique to save power consumption.",
author = "Jung, {Seong Ook} and Kim, {Ki Wook} and Kang, {Sung Mo}",
year = "2001",
month = "12",
day = "1",
doi = "10.1109/ISCAS.2001.922196",
language = "English",
isbn = "0780366859",
series = "ISCAS 2001 - 2001 IEEE International Symposium on Circuits and Systems, Conference Proceedings",
pages = "158--161",
booktitle = "ISCAS 2001 - 2001 IEEE International Symposium on Circuits and Systems, Conference Proceedings",

}

Jung, SO, Kim, KW & Kang, SM 2001, Noise constrained power optimization for dual V/sub T/ domino logic. in ISCAS 2001 - 2001 IEEE International Symposium on Circuits and Systems, Conference Proceedings., 922196, ISCAS 2001 - 2001 IEEE International Symposium on Circuits and Systems, Conference Proceedings, vol. 4, pp. 158-161, 2001 IEEE International Symposium on Circuits and Systems, ISCAS 2001, Sydney, NSW, Australia, 01/5/6. https://doi.org/10.1109/ISCAS.2001.922196

Noise constrained power optimization for dual V/sub T/ domino logic. / Jung, Seong Ook; Kim, Ki Wook; Kang, Sung Mo.

ISCAS 2001 - 2001 IEEE International Symposium on Circuits and Systems, Conference Proceedings. 2001. p. 158-161 922196 (ISCAS 2001 - 2001 IEEE International Symposium on Circuits and Systems, Conference Proceedings; Vol. 4).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - Noise constrained power optimization for dual V/sub T/ domino logic

AU - Jung, Seong Ook

AU - Kim, Ki Wook

AU - Kang, Sung Mo

PY - 2001/12/1

Y1 - 2001/12/1

N2 - In dual threshold voltage techniques, significant subthreshold leakage current is one of the most important design problems. When dual threshold voltage is applied to the domino logic, noise immunity has to be carefully considered because the significant subthreshold current makes dynamic nodes much more susceptible to noise. In this paper, an analytical model for proper keeper transistor sizing to meet noise constraint is presented. Based on the same noise constraint, we propose dual threshold voltage domino logic technique to save power consumption.

AB - In dual threshold voltage techniques, significant subthreshold leakage current is one of the most important design problems. When dual threshold voltage is applied to the domino logic, noise immunity has to be carefully considered because the significant subthreshold current makes dynamic nodes much more susceptible to noise. In this paper, an analytical model for proper keeper transistor sizing to meet noise constraint is presented. Based on the same noise constraint, we propose dual threshold voltage domino logic technique to save power consumption.

UR - http://www.scopus.com/inward/record.url?scp=2942652744&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=2942652744&partnerID=8YFLogxK

U2 - 10.1109/ISCAS.2001.922196

DO - 10.1109/ISCAS.2001.922196

M3 - Conference contribution

AN - SCOPUS:2942652744

SN - 0780366859

SN - 9780780366855

T3 - ISCAS 2001 - 2001 IEEE International Symposium on Circuits and Systems, Conference Proceedings

SP - 158

EP - 161

BT - ISCAS 2001 - 2001 IEEE International Symposium on Circuits and Systems, Conference Proceedings

ER -

Jung SO, Kim KW, Kang SM. Noise constrained power optimization for dual V/sub T/ domino logic. In ISCAS 2001 - 2001 IEEE International Symposium on Circuits and Systems, Conference Proceedings. 2001. p. 158-161. 922196. (ISCAS 2001 - 2001 IEEE International Symposium on Circuits and Systems, Conference Proceedings). https://doi.org/10.1109/ISCAS.2001.922196