Noise constrained transistor sizing and power optimization for dual Vt domino logic

Seong Ook Jung, Ki Wook Kim, Sung Mo Steve Kang

Research output: Contribution to journalArticle

16 Citations (Scopus)

Abstract

Dynamic logic is susceptible to noise, especially in the ultradeep submicrometer dual threshold voltage technology. When the dual threshold voltage is applied to the domino logic, noise immunity must be carefully considered since the significant subthreshold current of the low threshold voltage transistor makes the dynamic node much more susceptible to noise. In the first part of this paper, we introduce a new keeper transistor sizing method to determine the optimal keeper transistor size in terms of speed, power, and noise immunity. With the use of data obtained by presimulation it is unnecessary to simulate all the design corners corresponding to the feasible NMOS evaluation transistor size ranges to find the optimal keeper transistor size. HSPICE simulation results show that the proposed keeper transistor sizing method can be broadly applied to all the domino logic gates. In the second part of this paper, we propose a new dual threshold voltage domino logic synthesis with the keeper transistor sizing to minimize the power consumption while meeting delay and noise constraints. With the optimal keeper transistor size determined by the proposed keeper transistor sizing method, the dual threshold voltage assignment to domino logic can be simplified to the discrete threshold voltage selection. Experimental results for ISCAS85 benchmark circuits show significant savings on leakage power and active power.

Original languageEnglish
Pages (from-to)532-541
Number of pages10
JournalIEEE Transactions on Very Large Scale Integration (VLSI) Systems
Volume10
Issue number5
DOIs
Publication statusPublished - 2002 Oct 1

Fingerprint

Transistors
Threshold voltage
Logic gates
Electric power utilization
Networks (circuits)

All Science Journal Classification (ASJC) codes

  • Software
  • Hardware and Architecture
  • Electrical and Electronic Engineering

Cite this

@article{6c766c5df60b425791c6fe31e272af47,
title = "Noise constrained transistor sizing and power optimization for dual Vt domino logic",
abstract = "Dynamic logic is susceptible to noise, especially in the ultradeep submicrometer dual threshold voltage technology. When the dual threshold voltage is applied to the domino logic, noise immunity must be carefully considered since the significant subthreshold current of the low threshold voltage transistor makes the dynamic node much more susceptible to noise. In the first part of this paper, we introduce a new keeper transistor sizing method to determine the optimal keeper transistor size in terms of speed, power, and noise immunity. With the use of data obtained by presimulation it is unnecessary to simulate all the design corners corresponding to the feasible NMOS evaluation transistor size ranges to find the optimal keeper transistor size. HSPICE simulation results show that the proposed keeper transistor sizing method can be broadly applied to all the domino logic gates. In the second part of this paper, we propose a new dual threshold voltage domino logic synthesis with the keeper transistor sizing to minimize the power consumption while meeting delay and noise constraints. With the optimal keeper transistor size determined by the proposed keeper transistor sizing method, the dual threshold voltage assignment to domino logic can be simplified to the discrete threshold voltage selection. Experimental results for ISCAS85 benchmark circuits show significant savings on leakage power and active power.",
author = "Jung, {Seong Ook} and Kim, {Ki Wook} and Kang, {Sung Mo Steve}",
year = "2002",
month = "10",
day = "1",
doi = "10.1109/TVLSI.2002.801625",
language = "English",
volume = "10",
pages = "532--541",
journal = "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
issn = "1063-8210",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "5",

}

Noise constrained transistor sizing and power optimization for dual Vt domino logic. / Jung, Seong Ook; Kim, Ki Wook; Kang, Sung Mo Steve.

In: IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 10, No. 5, 01.10.2002, p. 532-541.

Research output: Contribution to journalArticle

TY - JOUR

T1 - Noise constrained transistor sizing and power optimization for dual Vt domino logic

AU - Jung, Seong Ook

AU - Kim, Ki Wook

AU - Kang, Sung Mo Steve

PY - 2002/10/1

Y1 - 2002/10/1

N2 - Dynamic logic is susceptible to noise, especially in the ultradeep submicrometer dual threshold voltage technology. When the dual threshold voltage is applied to the domino logic, noise immunity must be carefully considered since the significant subthreshold current of the low threshold voltage transistor makes the dynamic node much more susceptible to noise. In the first part of this paper, we introduce a new keeper transistor sizing method to determine the optimal keeper transistor size in terms of speed, power, and noise immunity. With the use of data obtained by presimulation it is unnecessary to simulate all the design corners corresponding to the feasible NMOS evaluation transistor size ranges to find the optimal keeper transistor size. HSPICE simulation results show that the proposed keeper transistor sizing method can be broadly applied to all the domino logic gates. In the second part of this paper, we propose a new dual threshold voltage domino logic synthesis with the keeper transistor sizing to minimize the power consumption while meeting delay and noise constraints. With the optimal keeper transistor size determined by the proposed keeper transistor sizing method, the dual threshold voltage assignment to domino logic can be simplified to the discrete threshold voltage selection. Experimental results for ISCAS85 benchmark circuits show significant savings on leakage power and active power.

AB - Dynamic logic is susceptible to noise, especially in the ultradeep submicrometer dual threshold voltage technology. When the dual threshold voltage is applied to the domino logic, noise immunity must be carefully considered since the significant subthreshold current of the low threshold voltage transistor makes the dynamic node much more susceptible to noise. In the first part of this paper, we introduce a new keeper transistor sizing method to determine the optimal keeper transistor size in terms of speed, power, and noise immunity. With the use of data obtained by presimulation it is unnecessary to simulate all the design corners corresponding to the feasible NMOS evaluation transistor size ranges to find the optimal keeper transistor size. HSPICE simulation results show that the proposed keeper transistor sizing method can be broadly applied to all the domino logic gates. In the second part of this paper, we propose a new dual threshold voltage domino logic synthesis with the keeper transistor sizing to minimize the power consumption while meeting delay and noise constraints. With the optimal keeper transistor size determined by the proposed keeper transistor sizing method, the dual threshold voltage assignment to domino logic can be simplified to the discrete threshold voltage selection. Experimental results for ISCAS85 benchmark circuits show significant savings on leakage power and active power.

UR - http://www.scopus.com/inward/record.url?scp=0036818382&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0036818382&partnerID=8YFLogxK

U2 - 10.1109/TVLSI.2002.801625

DO - 10.1109/TVLSI.2002.801625

M3 - Article

VL - 10

SP - 532

EP - 541

JO - IEEE Transactions on Very Large Scale Integration (VLSI) Systems

JF - IEEE Transactions on Very Large Scale Integration (VLSI) Systems

SN - 1063-8210

IS - 5

ER -