Novel robust cell capacitor (leaning exterminated ring type insulator) and new storage node contact (top spacer contact) for 70nm DRAM technology and beyond

J. M. Park, Y. S. Hwang, D. W. Shin, M. Huh, D. H. Kim, H. K. Hwang, H. J. Oh, J. W. Song, N. J. Kang, B. H. Lee, C. J. Yun, M. S. Shim, S. E. Kim, J. Y. Kim, J. M. Kwon, B. J. Park, J. W. Lee, D. I. Kim, M. H. Cho, M. Y. JeongH. J. Kim, H. J. Kim, H. S. Kim, G. Y. Jin, Y. G. Park, Kinam Kim

Research output: Contribution to journalConference articlepeer-review

4 Citations (Scopus)

Abstract

For the first time, novel robust capacitor (Leaning exterminated Ring type Insulator - LERI) and new storage node (SN) contact process (Top Spacer Contact - TSC) are successfully developed with 82nm feature size. These novel processes drastically improved electrical characteristics such as cell capacitance, parasitic bit line capacitance and cell contact resistance, compared to a conventional process. The most pronounced effect using the LERI in COB structure is to greatly improve cell capacitance without twin bit failure. In addition, the TSC technology has an ability to remove a critical ArF lithography. By using the LERI and TSC processes in 82nm 512M DDR DRAM, the cell capacitance of 32fF/cell is achieved with Toxeq of 2.3nm and the parasitic bit line capacitance is reduced by 20%, resulted in great improvement of tRCD (1.5ns).

Original languageEnglish
Pages (from-to)34-35
Number of pages2
JournalDigest of Technical Papers - Symposium on VLSI Technology
Publication statusPublished - 2004
Event2004 Symposium on VLSI Technology - Digest of Technical Papers - Honolulu, HI, United States
Duration: 2004 Jun 152004 Jun 17

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering

Fingerprint Dive into the research topics of 'Novel robust cell capacitor (leaning exterminated ring type insulator) and new storage node contact (top spacer contact) for 70nm DRAM technology and beyond'. Together they form a unique fingerprint.

Cite this