P-56

Design of gate integrated circuit using IGZO thin film transistors for TFT-LCD panel

Sangjin Jeon, Gwangbum Ko, Jongwoong Chang, Samjin Hwang, Jae Min Myoung

Research output: Contribution to journalArticle

1 Citation (Scopus)

Abstract

This thesis deals with the method to improve the gate driver stability of large sized IGZO TFT panel. The proposed Gate driver circuit was designed for 26-inch HD LCD Panel and the circuit has been designed considering the electrical characteristic of instability under the bias stress and temperature This circuit consists of twenty TFT using two clock signals such as CK1,CK2 (Von) and 1 power signals such as VSS (Voff), and new circuit with double inverter suppress the ripple occurrence for every time except actuating time that the signal of the gate line is revealed. By applying the proposed new circuit, the H-SPICE simulation was performed. TFT in integrated circuit can be stable in the low frequency drive (48 Hz) althought δVth was 29 V and It could be applicable to the threshold frequency of 86 Hz in the high frequency operation without a problem.

Original languageEnglish
Pages (from-to)1308-1311
Number of pages4
JournalDigest of Technical Papers - SID International Symposium
Volume42 1
Publication statusPublished - 2011 Jun 1

Fingerprint

Thin film transistors
Liquid crystal displays
Integrated circuits
Networks (circuits)
SPICE
Clocks
Temperature

All Science Journal Classification (ASJC) codes

  • Engineering(all)

Cite this

@article{d58b47c248844853ae4ac53b4c64b4ca,
title = "P-56: Design of gate integrated circuit using IGZO thin film transistors for TFT-LCD panel",
abstract = "This thesis deals with the method to improve the gate driver stability of large sized IGZO TFT panel. The proposed Gate driver circuit was designed for 26-inch HD LCD Panel and the circuit has been designed considering the electrical characteristic of instability under the bias stress and temperature This circuit consists of twenty TFT using two clock signals such as CK1,CK2 (Von) and 1 power signals such as VSS (Voff), and new circuit with double inverter suppress the ripple occurrence for every time except actuating time that the signal of the gate line is revealed. By applying the proposed new circuit, the H-SPICE simulation was performed. TFT in integrated circuit can be stable in the low frequency drive (48 Hz) althought δVth was 29 V and It could be applicable to the threshold frequency of 86 Hz in the high frequency operation without a problem.",
author = "Sangjin Jeon and Gwangbum Ko and Jongwoong Chang and Samjin Hwang and Myoung, {Jae Min}",
year = "2011",
month = "6",
day = "1",
language = "English",
volume = "42 1",
pages = "1308--1311",
journal = "Digest of Technical Papers - SID International Symposium",
issn = "0097-966X",

}

P-56 : Design of gate integrated circuit using IGZO thin film transistors for TFT-LCD panel. / Jeon, Sangjin; Ko, Gwangbum; Chang, Jongwoong; Hwang, Samjin; Myoung, Jae Min.

In: Digest of Technical Papers - SID International Symposium, Vol. 42 1, 01.06.2011, p. 1308-1311.

Research output: Contribution to journalArticle

TY - JOUR

T1 - P-56

T2 - Design of gate integrated circuit using IGZO thin film transistors for TFT-LCD panel

AU - Jeon, Sangjin

AU - Ko, Gwangbum

AU - Chang, Jongwoong

AU - Hwang, Samjin

AU - Myoung, Jae Min

PY - 2011/6/1

Y1 - 2011/6/1

N2 - This thesis deals with the method to improve the gate driver stability of large sized IGZO TFT panel. The proposed Gate driver circuit was designed for 26-inch HD LCD Panel and the circuit has been designed considering the electrical characteristic of instability under the bias stress and temperature This circuit consists of twenty TFT using two clock signals such as CK1,CK2 (Von) and 1 power signals such as VSS (Voff), and new circuit with double inverter suppress the ripple occurrence for every time except actuating time that the signal of the gate line is revealed. By applying the proposed new circuit, the H-SPICE simulation was performed. TFT in integrated circuit can be stable in the low frequency drive (48 Hz) althought δVth was 29 V and It could be applicable to the threshold frequency of 86 Hz in the high frequency operation without a problem.

AB - This thesis deals with the method to improve the gate driver stability of large sized IGZO TFT panel. The proposed Gate driver circuit was designed for 26-inch HD LCD Panel and the circuit has been designed considering the electrical characteristic of instability under the bias stress and temperature This circuit consists of twenty TFT using two clock signals such as CK1,CK2 (Von) and 1 power signals such as VSS (Voff), and new circuit with double inverter suppress the ripple occurrence for every time except actuating time that the signal of the gate line is revealed. By applying the proposed new circuit, the H-SPICE simulation was performed. TFT in integrated circuit can be stable in the low frequency drive (48 Hz) althought δVth was 29 V and It could be applicable to the threshold frequency of 86 Hz in the high frequency operation without a problem.

UR - http://www.scopus.com/inward/record.url?scp=84863227765&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84863227765&partnerID=8YFLogxK

M3 - Article

VL - 42 1

SP - 1308

EP - 1311

JO - Digest of Technical Papers - SID International Symposium

JF - Digest of Technical Papers - SID International Symposium

SN - 0097-966X

ER -