Parallelized Network-on-Chip-Reused Test Access Mechanism for Multiple Identical Cores

Taewoo Han, Inhyuk Choi, Hyunggoy Oh, Sungho Kang

Research output: Contribution to journalArticle

3 Citations (Scopus)

Abstract

This paper proposes a new network-on-chip (NoC)-reused test access mechanism (TAM) for testing multiple identical cores. It can test multiple cores concurrently and identify faulty cores to derate the chip by excluding the core. In order to minimize the test time, the TAM utilizes the majority value of test response data. All of the cores can thereby be tested in parallel and test costs (in both test pins and test time) are exactly the same as those for a single core. The hardware overhead is minimized by reusing the NoC infrastructures and transfer-counters are designed as a majority analyzer. The experimental results in this paper show that the proposed TAM can test multiple cores in the same time as a single core and with negligible hardware overhead.

Original languageEnglish
Article number7275127
Pages (from-to)1219-1223
Number of pages5
JournalIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Volume35
Issue number7
DOIs
Publication statusPublished - 2016 Jul 1

Fingerprint

Hardware
Testing
Costs
Network-on-chip

All Science Journal Classification (ASJC) codes

  • Software
  • Computer Graphics and Computer-Aided Design
  • Electrical and Electronic Engineering

Cite this

@article{78e276839a724bae81592bbbb6708484,
title = "Parallelized Network-on-Chip-Reused Test Access Mechanism for Multiple Identical Cores",
abstract = "This paper proposes a new network-on-chip (NoC)-reused test access mechanism (TAM) for testing multiple identical cores. It can test multiple cores concurrently and identify faulty cores to derate the chip by excluding the core. In order to minimize the test time, the TAM utilizes the majority value of test response data. All of the cores can thereby be tested in parallel and test costs (in both test pins and test time) are exactly the same as those for a single core. The hardware overhead is minimized by reusing the NoC infrastructures and transfer-counters are designed as a majority analyzer. The experimental results in this paper show that the proposed TAM can test multiple cores in the same time as a single core and with negligible hardware overhead.",
author = "Taewoo Han and Inhyuk Choi and Hyunggoy Oh and Sungho Kang",
year = "2016",
month = "7",
day = "1",
doi = "10.1109/TCAD.2015.2481872",
language = "English",
volume = "35",
pages = "1219--1223",
journal = "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
issn = "0278-0070",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "7",

}

Parallelized Network-on-Chip-Reused Test Access Mechanism for Multiple Identical Cores. / Han, Taewoo; Choi, Inhyuk; Oh, Hyunggoy; Kang, Sungho.

In: IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 35, No. 7, 7275127, 01.07.2016, p. 1219-1223.

Research output: Contribution to journalArticle

TY - JOUR

T1 - Parallelized Network-on-Chip-Reused Test Access Mechanism for Multiple Identical Cores

AU - Han, Taewoo

AU - Choi, Inhyuk

AU - Oh, Hyunggoy

AU - Kang, Sungho

PY - 2016/7/1

Y1 - 2016/7/1

N2 - This paper proposes a new network-on-chip (NoC)-reused test access mechanism (TAM) for testing multiple identical cores. It can test multiple cores concurrently and identify faulty cores to derate the chip by excluding the core. In order to minimize the test time, the TAM utilizes the majority value of test response data. All of the cores can thereby be tested in parallel and test costs (in both test pins and test time) are exactly the same as those for a single core. The hardware overhead is minimized by reusing the NoC infrastructures and transfer-counters are designed as a majority analyzer. The experimental results in this paper show that the proposed TAM can test multiple cores in the same time as a single core and with negligible hardware overhead.

AB - This paper proposes a new network-on-chip (NoC)-reused test access mechanism (TAM) for testing multiple identical cores. It can test multiple cores concurrently and identify faulty cores to derate the chip by excluding the core. In order to minimize the test time, the TAM utilizes the majority value of test response data. All of the cores can thereby be tested in parallel and test costs (in both test pins and test time) are exactly the same as those for a single core. The hardware overhead is minimized by reusing the NoC infrastructures and transfer-counters are designed as a majority analyzer. The experimental results in this paper show that the proposed TAM can test multiple cores in the same time as a single core and with negligible hardware overhead.

UR - http://www.scopus.com/inward/record.url?scp=84976481661&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84976481661&partnerID=8YFLogxK

U2 - 10.1109/TCAD.2015.2481872

DO - 10.1109/TCAD.2015.2481872

M3 - Article

VL - 35

SP - 1219

EP - 1223

JO - IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

JF - IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

SN - 0278-0070

IS - 7

M1 - 7275127

ER -