Partial parallel encoder for IRA codes

S. O. Hwang; S. Myung; H. Lee; S. I. Park; J. Y. Lee

doi:10.1049/el.2010.2896

Partial parallel encoder for IRA codes

S. O. Hwang, S. Myung, H. Lee, S. I. Park, J. Y. Lee

Department of Electrical and Electronic Engineering

Research output: Contribution to journal › Article › peer-review

2 Citations (Scopus)

Abstract

A fast irregular repeat accumulator (IRA) encoder that reduces the encoder latency for generating parity bits is proposed. The transformation of the parity check matrix into the blockwise form and the usage of the partial parallel process bring a reduction of the number of system clocks for the IRA codes encoding.

Original language	English
Pages (from-to)	135-137
Number of pages	3
Journal	Electronics Letters
Volume	46
Issue number	2
DOIs	https://doi.org/10.1049/el.2010.2896
Publication status	Published - 2010

All Science Journal Classification (ASJC) codes

Electrical and Electronic Engineering

Access to Document

10.1049/el.2010.2896

Cite this

@article{53ced81bac1742e4a89830f693598b79,

title = "Partial parallel encoder for IRA codes",

abstract = "A fast irregular repeat accumulator (IRA) encoder that reduces the encoder latency for generating parity bits is proposed. The transformation of the parity check matrix into the blockwise form and the usage of the partial parallel process bring a reduction of the number of system clocks for the IRA codes encoding.",

author = "Hwang, {S. O.} and S. Myung and H. Lee and Park, {S. I.} and Lee, {J. Y.}",

year = "2010",

doi = "10.1049/el.2010.2896",

language = "English",

volume = "46",

pages = "135--137",

journal = "Electronics Letters",

issn = "0013-5194",

publisher = "Institution of Engineering and Technology",

number = "2",

}

TY - JOUR

T1 - Partial parallel encoder for IRA codes

AU - Hwang, S. O.

AU - Myung, S.

AU - Lee, H.

AU - Park, S. I.

AU - Lee, J. Y.

PY - 2010

Y1 - 2010

N2 - A fast irregular repeat accumulator (IRA) encoder that reduces the encoder latency for generating parity bits is proposed. The transformation of the parity check matrix into the blockwise form and the usage of the partial parallel process bring a reduction of the number of system clocks for the IRA codes encoding.

AB - A fast irregular repeat accumulator (IRA) encoder that reduces the encoder latency for generating parity bits is proposed. The transformation of the parity check matrix into the blockwise form and the usage of the partial parallel process bring a reduction of the number of system clocks for the IRA codes encoding.

UR - http://www.scopus.com/inward/record.url?scp=77949963123&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=77949963123&partnerID=8YFLogxK

U2 - 10.1049/el.2010.2896

DO - 10.1049/el.2010.2896

M3 - Article

AN - SCOPUS:77949963123

VL - 46

SP - 135

EP - 137

JO - Electronics Letters

JF - Electronics Letters

SN - 0013-5194

IS - 2

ER -

Partial parallel encoder for IRA codes

Abstract

All Science Journal Classification (ASJC) codes

Access to Document

Other files and links

Fingerprint

Cite this