Performance of an input-queued ATM switch with even/odd switching planes

J. W. Son, H. T. Lee, Y. Y. Oh, Jai Yong Lee, S. B. Lee

Research output: Contribution to journalArticle

2 Citations (Scopus)

Abstract

A switch architecture is proposed for alleviating the HOL blocking by employing even/odd dual FIFO queues at each input and even/odd dual switching planes dedicated to each even/odd queue. Under random traffic, it gives 76.4% throughput without output expansion and 100% with output expansion r = 2, with the same amount of crosspoints as for the ordinary output expansion scheme.

Original languageEnglish
Pages (from-to)1192-1193
Number of pages2
JournalElectronics Letters
Volume33
Issue number14
DOIs
Publication statusPublished - 1997 Jul 3

Fingerprint

Automatic teller machines
Switches
Throughput

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering

Cite this

Son, J. W. ; Lee, H. T. ; Oh, Y. Y. ; Lee, Jai Yong ; Lee, S. B. / Performance of an input-queued ATM switch with even/odd switching planes. In: Electronics Letters. 1997 ; Vol. 33, No. 14. pp. 1192-1193.
@article{7e86460a1a684ba6bb28c23f4845fa16,
title = "Performance of an input-queued ATM switch with even/odd switching planes",
abstract = "A switch architecture is proposed for alleviating the HOL blocking by employing even/odd dual FIFO queues at each input and even/odd dual switching planes dedicated to each even/odd queue. Under random traffic, it gives 76.4{\%} throughput without output expansion and 100{\%} with output expansion r = 2, with the same amount of crosspoints as for the ordinary output expansion scheme.",
author = "Son, {J. W.} and Lee, {H. T.} and Oh, {Y. Y.} and Lee, {Jai Yong} and Lee, {S. B.}",
year = "1997",
month = "7",
day = "3",
doi = "10.1049/el:19970837",
language = "English",
volume = "33",
pages = "1192--1193",
journal = "Electronics Letters",
issn = "0013-5194",
publisher = "Institution of Engineering and Technology",
number = "14",

}

Performance of an input-queued ATM switch with even/odd switching planes. / Son, J. W.; Lee, H. T.; Oh, Y. Y.; Lee, Jai Yong; Lee, S. B.

In: Electronics Letters, Vol. 33, No. 14, 03.07.1997, p. 1192-1193.

Research output: Contribution to journalArticle

TY - JOUR

T1 - Performance of an input-queued ATM switch with even/odd switching planes

AU - Son, J. W.

AU - Lee, H. T.

AU - Oh, Y. Y.

AU - Lee, Jai Yong

AU - Lee, S. B.

PY - 1997/7/3

Y1 - 1997/7/3

N2 - A switch architecture is proposed for alleviating the HOL blocking by employing even/odd dual FIFO queues at each input and even/odd dual switching planes dedicated to each even/odd queue. Under random traffic, it gives 76.4% throughput without output expansion and 100% with output expansion r = 2, with the same amount of crosspoints as for the ordinary output expansion scheme.

AB - A switch architecture is proposed for alleviating the HOL blocking by employing even/odd dual FIFO queues at each input and even/odd dual switching planes dedicated to each even/odd queue. Under random traffic, it gives 76.4% throughput without output expansion and 100% with output expansion r = 2, with the same amount of crosspoints as for the ordinary output expansion scheme.

UR - http://www.scopus.com/inward/record.url?scp=0031551180&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0031551180&partnerID=8YFLogxK

U2 - 10.1049/el:19970837

DO - 10.1049/el:19970837

M3 - Article

VL - 33

SP - 1192

EP - 1193

JO - Electronics Letters

JF - Electronics Letters

SN - 0013-5194

IS - 14

ER -