Pipelining architecture design of the H. 264/AVC HP@L4.2 codec for HD applications

Kiwon Yoo, Jun Ho Cho, Chan Sik Park, Tae Kyoung Ahn, Jae Hun Lee, Kwanghoon Sohn

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

This paper presents the macroblock/slice level pipeline structure for an H. 264/AVC HP@L4.2 codec. In H. 264/AVC, level 4.2 (L4.2) in high profile (HP) describes the encoding/decoding capability of 1920×1088@64p sequence/bitstream of up to 62.5 Mbps. To meet this tremendous specification, the novel hardwired architecture of the H. 264/AVC codec is also presented. It supports both encoding and decoding and shares commonly used hardware modules. In our system, the video subsystem including the H. 264/AVC codec is classified into four principle functions: video coding, memory management, reference cache-buffer control, and top control. With regard to H. 264/AVC processing, the video coding function comprises eight modules. These modules are arranged as a six-stage macroblock pipeline for the encoder and a four-stage macroblock pipeline for the decoder. With the proposed schemes adopted, a software C model and an FPGA platform were developed for verification. The simulation results indicate that our design approach successfully performs the real-time encoding/decoding of the H. 264/AVC HP@L4.2 sequence/bitstream at an operating frequency of 266MHz.

Original languageEnglish
Title of host publicationPCS 2007 - 26th Picture Coding Symposium
Publication statusPublished - 2007 Dec 1
Event26th Picture Coding Symposium, PCS 2007 - Lisbon, Portugal
Duration: 2007 Nov 72007 Nov 9

Publication series

NamePCS 2007 - 26th Picture Coding Symposium

Other

Other26th Picture Coding Symposium, PCS 2007
CountryPortugal
CityLisbon
Period07/11/707/11/9

Fingerprint

Decoding
Pipelines
Image coding
Field programmable gate arrays (FPGA)
Specifications
Hardware
Data storage equipment
Processing

All Science Journal Classification (ASJC) codes

  • Computer Vision and Pattern Recognition

Cite this

Yoo, K., Cho, J. H., Park, C. S., Ahn, T. K., Lee, J. H., & Sohn, K. (2007). Pipelining architecture design of the H. 264/AVC HP@L4.2 codec for HD applications. In PCS 2007 - 26th Picture Coding Symposium (PCS 2007 - 26th Picture Coding Symposium).
Yoo, Kiwon ; Cho, Jun Ho ; Park, Chan Sik ; Ahn, Tae Kyoung ; Lee, Jae Hun ; Sohn, Kwanghoon. / Pipelining architecture design of the H. 264/AVC HP@L4.2 codec for HD applications. PCS 2007 - 26th Picture Coding Symposium. 2007. (PCS 2007 - 26th Picture Coding Symposium).
@inproceedings{ff0e928f139b4a0eb16fe25fe7e28565,
title = "Pipelining architecture design of the H. 264/AVC HP@L4.2 codec for HD applications",
abstract = "This paper presents the macroblock/slice level pipeline structure for an H. 264/AVC HP@L4.2 codec. In H. 264/AVC, level 4.2 (L4.2) in high profile (HP) describes the encoding/decoding capability of 1920×1088@64p sequence/bitstream of up to 62.5 Mbps. To meet this tremendous specification, the novel hardwired architecture of the H. 264/AVC codec is also presented. It supports both encoding and decoding and shares commonly used hardware modules. In our system, the video subsystem including the H. 264/AVC codec is classified into four principle functions: video coding, memory management, reference cache-buffer control, and top control. With regard to H. 264/AVC processing, the video coding function comprises eight modules. These modules are arranged as a six-stage macroblock pipeline for the encoder and a four-stage macroblock pipeline for the decoder. With the proposed schemes adopted, a software C model and an FPGA platform were developed for verification. The simulation results indicate that our design approach successfully performs the real-time encoding/decoding of the H. 264/AVC HP@L4.2 sequence/bitstream at an operating frequency of 266MHz.",
author = "Kiwon Yoo and Cho, {Jun Ho} and Park, {Chan Sik} and Ahn, {Tae Kyoung} and Lee, {Jae Hun} and Kwanghoon Sohn",
year = "2007",
month = "12",
day = "1",
language = "English",
isbn = "9789898109057",
series = "PCS 2007 - 26th Picture Coding Symposium",
booktitle = "PCS 2007 - 26th Picture Coding Symposium",

}

Yoo, K, Cho, JH, Park, CS, Ahn, TK, Lee, JH & Sohn, K 2007, Pipelining architecture design of the H. 264/AVC HP@L4.2 codec for HD applications. in PCS 2007 - 26th Picture Coding Symposium. PCS 2007 - 26th Picture Coding Symposium, 26th Picture Coding Symposium, PCS 2007, Lisbon, Portugal, 07/11/7.

Pipelining architecture design of the H. 264/AVC HP@L4.2 codec for HD applications. / Yoo, Kiwon; Cho, Jun Ho; Park, Chan Sik; Ahn, Tae Kyoung; Lee, Jae Hun; Sohn, Kwanghoon.

PCS 2007 - 26th Picture Coding Symposium. 2007. (PCS 2007 - 26th Picture Coding Symposium).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - Pipelining architecture design of the H. 264/AVC HP@L4.2 codec for HD applications

AU - Yoo, Kiwon

AU - Cho, Jun Ho

AU - Park, Chan Sik

AU - Ahn, Tae Kyoung

AU - Lee, Jae Hun

AU - Sohn, Kwanghoon

PY - 2007/12/1

Y1 - 2007/12/1

N2 - This paper presents the macroblock/slice level pipeline structure for an H. 264/AVC HP@L4.2 codec. In H. 264/AVC, level 4.2 (L4.2) in high profile (HP) describes the encoding/decoding capability of 1920×1088@64p sequence/bitstream of up to 62.5 Mbps. To meet this tremendous specification, the novel hardwired architecture of the H. 264/AVC codec is also presented. It supports both encoding and decoding and shares commonly used hardware modules. In our system, the video subsystem including the H. 264/AVC codec is classified into four principle functions: video coding, memory management, reference cache-buffer control, and top control. With regard to H. 264/AVC processing, the video coding function comprises eight modules. These modules are arranged as a six-stage macroblock pipeline for the encoder and a four-stage macroblock pipeline for the decoder. With the proposed schemes adopted, a software C model and an FPGA platform were developed for verification. The simulation results indicate that our design approach successfully performs the real-time encoding/decoding of the H. 264/AVC HP@L4.2 sequence/bitstream at an operating frequency of 266MHz.

AB - This paper presents the macroblock/slice level pipeline structure for an H. 264/AVC HP@L4.2 codec. In H. 264/AVC, level 4.2 (L4.2) in high profile (HP) describes the encoding/decoding capability of 1920×1088@64p sequence/bitstream of up to 62.5 Mbps. To meet this tremendous specification, the novel hardwired architecture of the H. 264/AVC codec is also presented. It supports both encoding and decoding and shares commonly used hardware modules. In our system, the video subsystem including the H. 264/AVC codec is classified into four principle functions: video coding, memory management, reference cache-buffer control, and top control. With regard to H. 264/AVC processing, the video coding function comprises eight modules. These modules are arranged as a six-stage macroblock pipeline for the encoder and a four-stage macroblock pipeline for the decoder. With the proposed schemes adopted, a software C model and an FPGA platform were developed for verification. The simulation results indicate that our design approach successfully performs the real-time encoding/decoding of the H. 264/AVC HP@L4.2 sequence/bitstream at an operating frequency of 266MHz.

UR - http://www.scopus.com/inward/record.url?scp=84898073014&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84898073014&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:84898073014

SN - 9789898109057

T3 - PCS 2007 - 26th Picture Coding Symposium

BT - PCS 2007 - 26th Picture Coding Symposium

ER -

Yoo K, Cho JH, Park CS, Ahn TK, Lee JH, Sohn K. Pipelining architecture design of the H. 264/AVC HP@L4.2 codec for HD applications. In PCS 2007 - 26th Picture Coding Symposium. 2007. (PCS 2007 - 26th Picture Coding Symposium).