PWM Selection Method for High Performance of Two-Level Three-Phase Voltage Source Inverters in High Load Power Factor Ranges

Junhyuk Lee; Jung Wook Park

doi:10.1109/ECCE-Asia49820.2021.9479252

PWM Selection Method for High Performance of Two-Level Three-Phase Voltage Source Inverters in High Load Power Factor Ranges

Junhyuk Lee, Jung Wook Park

Department of Electrical and Electronic Engineering

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

1 Citation (Scopus)

Abstract

In this paper, a pulse-width modulation (PWM) selection method for two-level three-phase voltage source inverters (VSIs) is presented to reduce the common-mode voltage (CMV) or the DC-link capacitor current (DCC) in high load power factor ranges. In general, the high CMV generates the large common-mode current, which causes electromagnetic emissions and motor damage. Also, the large DCC aggravates the lifespan and increases the size of the DC-link capacitors. Therefore, decreasing the CMV and DCC is necessary in the VSI systems. For this purpose, various PWM strategies, such as active zero-state PWM, near-state PWM, extended double-carrier PWM, and multi-carrier generalized discontinuous PWM, are reviewed. Furthermore, based on these PWM strategies, the PWM selection method is proposed to effectively reduce the CMV and DCC. The effectiveness of the PWM selection method is verified by simulation and experimental results with a permanent magnet synchronous motor drive system.

Original language	English
Title of host publication	Proceedings of the Energy Conversion Congress and Exposition - Asia, ECCE Asia 2021
Publisher	Institute of Electrical and Electronics Engineers Inc.
Pages	682-687
Number of pages	6
ISBN (Electronic)	9781728163444
DOIs	https://doi.org/10.1109/ECCE-Asia49820.2021.9479252
Publication status	Published - 2021 May 24
Event	12th IEEE Energy Conversion Congress and Exposition - Asia, ECCE Asia 2021 - Virtual, Singapore, Singapore Duration: 2021 May 24 → 2021 May 27

Publication series

Name	Proceedings of the Energy Conversion Congress and Exposition - Asia, ECCE Asia 2021

Conference

Conference	12th IEEE Energy Conversion Congress and Exposition - Asia, ECCE Asia 2021
Country/Territory	Singapore
City	Virtual, Singapore
Period	21/5/24 → 21/5/27

Bibliographical note

Funding Information:
This work was supported by the National Research Foundation of Korea (NRF) grant funded by the (No. 2020R1A3B2079407).

Publisher Copyright:
© 2021 IEEE.

All Science Journal Classification (ASJC) codes

Control and Optimization
Energy Engineering and Power Technology
Electrical and Electronic Engineering
Mechanical Engineering

Access to Document

10.1109/ECCE-Asia49820.2021.9479252

Cite this

Lee, J., & Park, J. W. (2021). PWM Selection Method for High Performance of Two-Level Three-Phase Voltage Source Inverters in High Load Power Factor Ranges. In Proceedings of the Energy Conversion Congress and Exposition - Asia, ECCE Asia 2021 (pp. 682-687). [9479252] (Proceedings of the Energy Conversion Congress and Exposition - Asia, ECCE Asia 2021). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/ECCE-Asia49820.2021.9479252

Lee, Junhyuk ; Park, Jung Wook. / PWM Selection Method for High Performance of Two-Level Three-Phase Voltage Source Inverters in High Load Power Factor Ranges. Proceedings of the Energy Conversion Congress and Exposition - Asia, ECCE Asia 2021. Institute of Electrical and Electronics Engineers Inc., 2021. pp. 682-687 (Proceedings of the Energy Conversion Congress and Exposition - Asia, ECCE Asia 2021).

@inproceedings{99c5e769f3b14bd7bcb1e6ccc74a163a,

title = "PWM Selection Method for High Performance of Two-Level Three-Phase Voltage Source Inverters in High Load Power Factor Ranges",

abstract = "In this paper, a pulse-width modulation (PWM) selection method for two-level three-phase voltage source inverters (VSIs) is presented to reduce the common-mode voltage (CMV) or the DC-link capacitor current (DCC) in high load power factor ranges. In general, the high CMV generates the large common-mode current, which causes electromagnetic emissions and motor damage. Also, the large DCC aggravates the lifespan and increases the size of the DC-link capacitors. Therefore, decreasing the CMV and DCC is necessary in the VSI systems. For this purpose, various PWM strategies, such as active zero-state PWM, near-state PWM, extended double-carrier PWM, and multi-carrier generalized discontinuous PWM, are reviewed. Furthermore, based on these PWM strategies, the PWM selection method is proposed to effectively reduce the CMV and DCC. The effectiveness of the PWM selection method is verified by simulation and experimental results with a permanent magnet synchronous motor drive system.",

author = "Junhyuk Lee and Park, {Jung Wook}",

note = "Funding Information: This work was supported by the National Research Foundation of Korea (NRF) grant funded by the (No. 2020R1A3B2079407). Publisher Copyright: {\textcopyright} 2021 IEEE.; 12th IEEE Energy Conversion Congress and Exposition - Asia, ECCE Asia 2021 ; Conference date: 24-05-2021 Through 27-05-2021",

year = "2021",

month = may,

day = "24",

doi = "10.1109/ECCE-Asia49820.2021.9479252",

language = "English",

series = "Proceedings of the Energy Conversion Congress and Exposition - Asia, ECCE Asia 2021",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

pages = "682--687",

booktitle = "Proceedings of the Energy Conversion Congress and Exposition - Asia, ECCE Asia 2021",

address = "United States",

}

Lee, J & Park, JW 2021, PWM Selection Method for High Performance of Two-Level Three-Phase Voltage Source Inverters in High Load Power Factor Ranges. in Proceedings of the Energy Conversion Congress and Exposition - Asia, ECCE Asia 2021., 9479252, Proceedings of the Energy Conversion Congress and Exposition - Asia, ECCE Asia 2021, Institute of Electrical and Electronics Engineers Inc., pp. 682-687, 12th IEEE Energy Conversion Congress and Exposition - Asia, ECCE Asia 2021, Virtual, Singapore, Singapore, 21/5/24. https://doi.org/10.1109/ECCE-Asia49820.2021.9479252

PWM Selection Method for High Performance of Two-Level Three-Phase Voltage Source Inverters in High Load Power Factor Ranges. / Lee, Junhyuk; Park, Jung Wook.

Proceedings of the Energy Conversion Congress and Exposition - Asia, ECCE Asia 2021. Institute of Electrical and Electronics Engineers Inc., 2021. p. 682-687 9479252 (Proceedings of the Energy Conversion Congress and Exposition - Asia, ECCE Asia 2021).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

TY - GEN

T1 - PWM Selection Method for High Performance of Two-Level Three-Phase Voltage Source Inverters in High Load Power Factor Ranges

AU - Lee, Junhyuk

AU - Park, Jung Wook

PY - 2021/5/24

Y1 - 2021/5/24

N2 - In this paper, a pulse-width modulation (PWM) selection method for two-level three-phase voltage source inverters (VSIs) is presented to reduce the common-mode voltage (CMV) or the DC-link capacitor current (DCC) in high load power factor ranges. In general, the high CMV generates the large common-mode current, which causes electromagnetic emissions and motor damage. Also, the large DCC aggravates the lifespan and increases the size of the DC-link capacitors. Therefore, decreasing the CMV and DCC is necessary in the VSI systems. For this purpose, various PWM strategies, such as active zero-state PWM, near-state PWM, extended double-carrier PWM, and multi-carrier generalized discontinuous PWM, are reviewed. Furthermore, based on these PWM strategies, the PWM selection method is proposed to effectively reduce the CMV and DCC. The effectiveness of the PWM selection method is verified by simulation and experimental results with a permanent magnet synchronous motor drive system.

AB - In this paper, a pulse-width modulation (PWM) selection method for two-level three-phase voltage source inverters (VSIs) is presented to reduce the common-mode voltage (CMV) or the DC-link capacitor current (DCC) in high load power factor ranges. In general, the high CMV generates the large common-mode current, which causes electromagnetic emissions and motor damage. Also, the large DCC aggravates the lifespan and increases the size of the DC-link capacitors. Therefore, decreasing the CMV and DCC is necessary in the VSI systems. For this purpose, various PWM strategies, such as active zero-state PWM, near-state PWM, extended double-carrier PWM, and multi-carrier generalized discontinuous PWM, are reviewed. Furthermore, based on these PWM strategies, the PWM selection method is proposed to effectively reduce the CMV and DCC. The effectiveness of the PWM selection method is verified by simulation and experimental results with a permanent magnet synchronous motor drive system.

UR - http://www.scopus.com/inward/record.url?scp=85114203844&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85114203844&partnerID=8YFLogxK

U2 - 10.1109/ECCE-Asia49820.2021.9479252

DO - 10.1109/ECCE-Asia49820.2021.9479252

M3 - Conference contribution

AN - SCOPUS:85114203844

T3 - Proceedings of the Energy Conversion Congress and Exposition - Asia, ECCE Asia 2021

SP - 682

EP - 687

BT - Proceedings of the Energy Conversion Congress and Exposition - Asia, ECCE Asia 2021

PB - Institute of Electrical and Electronics Engineers Inc.

T2 - 12th IEEE Energy Conversion Congress and Exposition - Asia, ECCE Asia 2021

Y2 - 24 May 2021 through 27 May 2021

ER -

Lee J, Park JW. PWM Selection Method for High Performance of Two-Level Three-Phase Voltage Source Inverters in High Load Power Factor Ranges. In Proceedings of the Energy Conversion Congress and Exposition - Asia, ECCE Asia 2021. Institute of Electrical and Electronics Engineers Inc. 2021. p. 682-687. 9479252. (Proceedings of the Energy Conversion Congress and Exposition - Asia, ECCE Asia 2021). doi: 10.1109/ECCE-Asia49820.2021.9479252

PWM Selection Method for High Performance of Two-Level Three-Phase Voltage Source Inverters in High Load Power Factor Ranges

Abstract

Publication series

Conference

Bibliographical note

All Science Journal Classification (ASJC) codes

Access to Document

Other files and links

Fingerprint

Cite this