Real-time FPGA rectification implementation combined with stereo camera

Junwon Mun, Jaeseok Kim

Research output: Chapter in Book/Report/Conference proceedingConference contribution

2 Citations (Scopus)

Abstract

In this paper, we proposed real-time FPGA-based rectification algorithm implementation combined with stereo camera. Rectification is a necessary pre-required step for stereo matching to align left and right images, including correction of radial distortion. In our experiment, we implemented rectification module in the FPGA combined with stereo camera to verify in video circumstance. As a result, rectification for HD image is processed at 45 fps, with Zynq7020 FPGA.

Original languageEnglish
Title of host publication2015 International Symposium on Consumer Electronics, ISCE 2015
PublisherInstitute of Electrical and Electronics Engineers Inc.
Volume2015-August
ISBN (Electronic)9781467373654
DOIs
Publication statusPublished - 2015 Aug 4
EventIEEE International Symposium on Consumer Electronics, ISCE 2015 - Madrid, Spain
Duration: 2015 Jun 242015 Jun 26

Other

OtherIEEE International Symposium on Consumer Electronics, ISCE 2015
CountrySpain
CityMadrid
Period15/6/2415/6/26

Fingerprint

Field programmable gate arrays (FPGA)
Cameras
Experiments

All Science Journal Classification (ASJC) codes

  • Engineering(all)

Cite this

Mun, J., & Kim, J. (2015). Real-time FPGA rectification implementation combined with stereo camera. In 2015 International Symposium on Consumer Electronics, ISCE 2015 (Vol. 2015-August). [7177765] Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/ISCE.2015.7177765
Mun, Junwon ; Kim, Jaeseok. / Real-time FPGA rectification implementation combined with stereo camera. 2015 International Symposium on Consumer Electronics, ISCE 2015. Vol. 2015-August Institute of Electrical and Electronics Engineers Inc., 2015.
@inproceedings{67005d7ff65d4b879198e2662665a008,
title = "Real-time FPGA rectification implementation combined with stereo camera",
abstract = "In this paper, we proposed real-time FPGA-based rectification algorithm implementation combined with stereo camera. Rectification is a necessary pre-required step for stereo matching to align left and right images, including correction of radial distortion. In our experiment, we implemented rectification module in the FPGA combined with stereo camera to verify in video circumstance. As a result, rectification for HD image is processed at 45 fps, with Zynq7020 FPGA.",
author = "Junwon Mun and Jaeseok Kim",
year = "2015",
month = "8",
day = "4",
doi = "10.1109/ISCE.2015.7177765",
language = "English",
volume = "2015-August",
booktitle = "2015 International Symposium on Consumer Electronics, ISCE 2015",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
address = "United States",

}

Mun, J & Kim, J 2015, Real-time FPGA rectification implementation combined with stereo camera. in 2015 International Symposium on Consumer Electronics, ISCE 2015. vol. 2015-August, 7177765, Institute of Electrical and Electronics Engineers Inc., IEEE International Symposium on Consumer Electronics, ISCE 2015, Madrid, Spain, 15/6/24. https://doi.org/10.1109/ISCE.2015.7177765

Real-time FPGA rectification implementation combined with stereo camera. / Mun, Junwon; Kim, Jaeseok.

2015 International Symposium on Consumer Electronics, ISCE 2015. Vol. 2015-August Institute of Electrical and Electronics Engineers Inc., 2015. 7177765.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - Real-time FPGA rectification implementation combined with stereo camera

AU - Mun, Junwon

AU - Kim, Jaeseok

PY - 2015/8/4

Y1 - 2015/8/4

N2 - In this paper, we proposed real-time FPGA-based rectification algorithm implementation combined with stereo camera. Rectification is a necessary pre-required step for stereo matching to align left and right images, including correction of radial distortion. In our experiment, we implemented rectification module in the FPGA combined with stereo camera to verify in video circumstance. As a result, rectification for HD image is processed at 45 fps, with Zynq7020 FPGA.

AB - In this paper, we proposed real-time FPGA-based rectification algorithm implementation combined with stereo camera. Rectification is a necessary pre-required step for stereo matching to align left and right images, including correction of radial distortion. In our experiment, we implemented rectification module in the FPGA combined with stereo camera to verify in video circumstance. As a result, rectification for HD image is processed at 45 fps, with Zynq7020 FPGA.

UR - http://www.scopus.com/inward/record.url?scp=84953241034&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84953241034&partnerID=8YFLogxK

U2 - 10.1109/ISCE.2015.7177765

DO - 10.1109/ISCE.2015.7177765

M3 - Conference contribution

VL - 2015-August

BT - 2015 International Symposium on Consumer Electronics, ISCE 2015

PB - Institute of Electrical and Electronics Engineers Inc.

ER -

Mun J, Kim J. Real-time FPGA rectification implementation combined with stereo camera. In 2015 International Symposium on Consumer Electronics, ISCE 2015. Vol. 2015-August. Institute of Electrical and Electronics Engineers Inc. 2015. 7177765 https://doi.org/10.1109/ISCE.2015.7177765