Sampling based design verification using design error models

Research output: Contribution to journalConference article

Abstract

A new simulation based design verification system employing design error models and statistical sampling techniques, is developed. It provides a simulation coverage which can be used as a guide in the verification process, and estimates the coverage quickly using sampling techniques. The simulation results demonstrate the effectiveness of this approach. This system can be used as an efficient design verification tool to reduce the overall design cycle time.

Original languageEnglish
Pages (from-to)197-200
Number of pages4
JournalProceedings of the Annual IEEE International ASIC Conference and Exhibit
Publication statusPublished - 1996 Jan 1

Fingerprint

Sampling

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering

Cite this

@article{0d96f63e85da4e29bc37616d0e529867,
title = "Sampling based design verification using design error models",
abstract = "A new simulation based design verification system employing design error models and statistical sampling techniques, is developed. It provides a simulation coverage which can be used as a guide in the verification process, and estimates the coverage quickly using sampling techniques. The simulation results demonstrate the effectiveness of this approach. This system can be used as an efficient design verification tool to reduce the overall design cycle time.",
author = "Sungho Kang",
year = "1996",
month = "1",
day = "1",
language = "English",
pages = "197--200",
journal = "Proceedings of the Annual IEEE International ASIC Conference and Exhibit",
issn = "1063-0988",

}

Sampling based design verification using design error models. / Kang, Sungho.

In: Proceedings of the Annual IEEE International ASIC Conference and Exhibit, 01.01.1996, p. 197-200.

Research output: Contribution to journalConference article

TY - JOUR

T1 - Sampling based design verification using design error models

AU - Kang, Sungho

PY - 1996/1/1

Y1 - 1996/1/1

N2 - A new simulation based design verification system employing design error models and statistical sampling techniques, is developed. It provides a simulation coverage which can be used as a guide in the verification process, and estimates the coverage quickly using sampling techniques. The simulation results demonstrate the effectiveness of this approach. This system can be used as an efficient design verification tool to reduce the overall design cycle time.

AB - A new simulation based design verification system employing design error models and statistical sampling techniques, is developed. It provides a simulation coverage which can be used as a guide in the verification process, and estimates the coverage quickly using sampling techniques. The simulation results demonstrate the effectiveness of this approach. This system can be used as an efficient design verification tool to reduce the overall design cycle time.

UR - http://www.scopus.com/inward/record.url?scp=0029751705&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0029751705&partnerID=8YFLogxK

M3 - Conference article

AN - SCOPUS:0029751705

SP - 197

EP - 200

JO - Proceedings of the Annual IEEE International ASIC Conference and Exhibit

JF - Proceedings of the Annual IEEE International ASIC Conference and Exhibit

SN - 1063-0988

ER -