Scan Chain Reordering-Aware X-Filling and Stitching for Scan Shift Power Reduction

Sungyoul Seo, Yong Lee, Hyeonchan Lim, Joohwan Lee, Hongbom Yoo, Yojoung Kim, Sungho Kang

Research output: Chapter in Book/Report/Conference proceedingConference contribution

7 Citations (Scopus)

Abstract

As a scan-based testing enables higher test coverage and faster test time than alternative ways, it is widely used by most system-on-chip (SoC) designers. However, since the number of logic gates is over one hundred million gates, a number of scan cells lead to excessive power consumption and it produces a low shifting frequency during the scan shifting mode. In this paper, we present a new scan shift power reduction method based on a scan chain reordering (SR)-aware X-filling and a stitching method. There is no need to require an additional logic for reducing the scan shift power, just a little routing overhead. Experimental results show that this method improves scan shift power consumption on benchmark circuits in most cases compared to the results of the previous works.

Original languageEnglish
Title of host publicationProceedings - 2015 24th IEEE Asian Test Symposium, ATS 2015
PublisherIEEE Computer Society
Pages1-6
Number of pages6
ISBN (Electronic)9781467397391
DOIs
Publication statusPublished - 2015 Feb 28
Event24th IEEE Asian Test Symposium, ATS 2015 - Mumbai, Maharashtra, India
Duration: 2015 Nov 222015 Nov 25

Publication series

NameProceedings of the Asian Test Symposium
Volume2016-February
ISSN (Print)1081-7735

Other

Other24th IEEE Asian Test Symposium, ATS 2015
CountryIndia
CityMumbai, Maharashtra
Period15/11/2215/11/25

Fingerprint

Electric power utilization
Logic gates
Networks (circuits)
Testing
System-on-chip

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering

Cite this

Seo, S., Lee, Y., Lim, H., Lee, J., Yoo, H., Kim, Y., & Kang, S. (2015). Scan Chain Reordering-Aware X-Filling and Stitching for Scan Shift Power Reduction. In Proceedings - 2015 24th IEEE Asian Test Symposium, ATS 2015 (pp. 1-6). [7422226] (Proceedings of the Asian Test Symposium; Vol. 2016-February). IEEE Computer Society. https://doi.org/10.1109/ATS.2015.8
Seo, Sungyoul ; Lee, Yong ; Lim, Hyeonchan ; Lee, Joohwan ; Yoo, Hongbom ; Kim, Yojoung ; Kang, Sungho. / Scan Chain Reordering-Aware X-Filling and Stitching for Scan Shift Power Reduction. Proceedings - 2015 24th IEEE Asian Test Symposium, ATS 2015. IEEE Computer Society, 2015. pp. 1-6 (Proceedings of the Asian Test Symposium).
@inproceedings{649699e2890042138d9365e440e82c64,
title = "Scan Chain Reordering-Aware X-Filling and Stitching for Scan Shift Power Reduction",
abstract = "As a scan-based testing enables higher test coverage and faster test time than alternative ways, it is widely used by most system-on-chip (SoC) designers. However, since the number of logic gates is over one hundred million gates, a number of scan cells lead to excessive power consumption and it produces a low shifting frequency during the scan shifting mode. In this paper, we present a new scan shift power reduction method based on a scan chain reordering (SR)-aware X-filling and a stitching method. There is no need to require an additional logic for reducing the scan shift power, just a little routing overhead. Experimental results show that this method improves scan shift power consumption on benchmark circuits in most cases compared to the results of the previous works.",
author = "Sungyoul Seo and Yong Lee and Hyeonchan Lim and Joohwan Lee and Hongbom Yoo and Yojoung Kim and Sungho Kang",
year = "2015",
month = "2",
day = "28",
doi = "10.1109/ATS.2015.8",
language = "English",
series = "Proceedings of the Asian Test Symposium",
publisher = "IEEE Computer Society",
pages = "1--6",
booktitle = "Proceedings - 2015 24th IEEE Asian Test Symposium, ATS 2015",
address = "United States",

}

Seo, S, Lee, Y, Lim, H, Lee, J, Yoo, H, Kim, Y & Kang, S 2015, Scan Chain Reordering-Aware X-Filling and Stitching for Scan Shift Power Reduction. in Proceedings - 2015 24th IEEE Asian Test Symposium, ATS 2015., 7422226, Proceedings of the Asian Test Symposium, vol. 2016-February, IEEE Computer Society, pp. 1-6, 24th IEEE Asian Test Symposium, ATS 2015, Mumbai, Maharashtra, India, 15/11/22. https://doi.org/10.1109/ATS.2015.8

Scan Chain Reordering-Aware X-Filling and Stitching for Scan Shift Power Reduction. / Seo, Sungyoul; Lee, Yong; Lim, Hyeonchan; Lee, Joohwan; Yoo, Hongbom; Kim, Yojoung; Kang, Sungho.

Proceedings - 2015 24th IEEE Asian Test Symposium, ATS 2015. IEEE Computer Society, 2015. p. 1-6 7422226 (Proceedings of the Asian Test Symposium; Vol. 2016-February).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - Scan Chain Reordering-Aware X-Filling and Stitching for Scan Shift Power Reduction

AU - Seo, Sungyoul

AU - Lee, Yong

AU - Lim, Hyeonchan

AU - Lee, Joohwan

AU - Yoo, Hongbom

AU - Kim, Yojoung

AU - Kang, Sungho

PY - 2015/2/28

Y1 - 2015/2/28

N2 - As a scan-based testing enables higher test coverage and faster test time than alternative ways, it is widely used by most system-on-chip (SoC) designers. However, since the number of logic gates is over one hundred million gates, a number of scan cells lead to excessive power consumption and it produces a low shifting frequency during the scan shifting mode. In this paper, we present a new scan shift power reduction method based on a scan chain reordering (SR)-aware X-filling and a stitching method. There is no need to require an additional logic for reducing the scan shift power, just a little routing overhead. Experimental results show that this method improves scan shift power consumption on benchmark circuits in most cases compared to the results of the previous works.

AB - As a scan-based testing enables higher test coverage and faster test time than alternative ways, it is widely used by most system-on-chip (SoC) designers. However, since the number of logic gates is over one hundred million gates, a number of scan cells lead to excessive power consumption and it produces a low shifting frequency during the scan shifting mode. In this paper, we present a new scan shift power reduction method based on a scan chain reordering (SR)-aware X-filling and a stitching method. There is no need to require an additional logic for reducing the scan shift power, just a little routing overhead. Experimental results show that this method improves scan shift power consumption on benchmark circuits in most cases compared to the results of the previous works.

UR - http://www.scopus.com/inward/record.url?scp=84963579198&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84963579198&partnerID=8YFLogxK

U2 - 10.1109/ATS.2015.8

DO - 10.1109/ATS.2015.8

M3 - Conference contribution

T3 - Proceedings of the Asian Test Symposium

SP - 1

EP - 6

BT - Proceedings - 2015 24th IEEE Asian Test Symposium, ATS 2015

PB - IEEE Computer Society

ER -

Seo S, Lee Y, Lim H, Lee J, Yoo H, Kim Y et al. Scan Chain Reordering-Aware X-Filling and Stitching for Scan Shift Power Reduction. In Proceedings - 2015 24th IEEE Asian Test Symposium, ATS 2015. IEEE Computer Society. 2015. p. 1-6. 7422226. (Proceedings of the Asian Test Symposium). https://doi.org/10.1109/ATS.2015.8