Selective validations for efficient protections on Coarse-Grained Reconfigurable Architectures

Jihoon Kang, Yohan Ko, Jongwon Lee, Yongjoo Kim, Hwisoo So, Kyoungwoo Lee, Yunheung Paek

Research output: Chapter in Book/Report/Conference proceedingConference contribution

3 Citations (Scopus)

Abstract

Coarse-Grained Reconfigurable Architectures or CGRAs are drawing significant attention since they promise both performance with parallelism and flexibility with reconfiguration. Soft errors or transient faults are becoming a serious design concern in embedded systems including CGRAs since soft error rate is increasing exponentially as technology scaling. A recently proposed software-based technique with TMR (Triple Modular Redundancy) implemented on CGRAs incurs extreme performance overhead mainly due to expensive voting mechanisms for outputs from triplication of every operation. In this paper, we propose selective validation mechanisms for efficient modular redundancy techniques in the datapaths on CGRAs. Our techniques selectively validate results at synchronous operations rather than every operation in order to reduce the expensive performance overhead from the validation mechanism. Our experimental results demonstrate that our selective validation based TMR technique can improve the performance by 38.3% on average over benchmarks as compared to the recently proposed software-based TMR technique with the full validation.

Original languageEnglish
Title of host publicationASAP 2013 - Proceedings of the 2013 IEEE 24th International Conference on Application-Specific Systems, Architectures and Processors
Pages95-98
Number of pages4
DOIs
Publication statusPublished - 2013 Sep 9
Event2013 IEEE 24th International Conference on Application-Specific Systems, Architectures and Processors, ASAP 2013 - Washington, DC, United States
Duration: 2013 Jun 52013 Jun 7

Publication series

NameProceedings of the International Conference on Application-Specific Systems, Architectures and Processors
ISSN (Print)1063-6862

Other

Other2013 IEEE 24th International Conference on Application-Specific Systems, Architectures and Processors, ASAP 2013
CountryUnited States
CityWashington, DC
Period13/6/513/6/7

Fingerprint

Reconfigurable architectures
Redundancy
Embedded systems

All Science Journal Classification (ASJC) codes

  • Hardware and Architecture
  • Computer Networks and Communications

Cite this

Kang, J., Ko, Y., Lee, J., Kim, Y., So, H., Lee, K., & Paek, Y. (2013). Selective validations for efficient protections on Coarse-Grained Reconfigurable Architectures. In ASAP 2013 - Proceedings of the 2013 IEEE 24th International Conference on Application-Specific Systems, Architectures and Processors (pp. 95-98). [6567558] (Proceedings of the International Conference on Application-Specific Systems, Architectures and Processors). https://doi.org/10.1109/ASAP.2013.6567558
Kang, Jihoon ; Ko, Yohan ; Lee, Jongwon ; Kim, Yongjoo ; So, Hwisoo ; Lee, Kyoungwoo ; Paek, Yunheung. / Selective validations for efficient protections on Coarse-Grained Reconfigurable Architectures. ASAP 2013 - Proceedings of the 2013 IEEE 24th International Conference on Application-Specific Systems, Architectures and Processors. 2013. pp. 95-98 (Proceedings of the International Conference on Application-Specific Systems, Architectures and Processors).
@inproceedings{3bc143312ddd4dfda268cc1b84195391,
title = "Selective validations for efficient protections on Coarse-Grained Reconfigurable Architectures",
abstract = "Coarse-Grained Reconfigurable Architectures or CGRAs are drawing significant attention since they promise both performance with parallelism and flexibility with reconfiguration. Soft errors or transient faults are becoming a serious design concern in embedded systems including CGRAs since soft error rate is increasing exponentially as technology scaling. A recently proposed software-based technique with TMR (Triple Modular Redundancy) implemented on CGRAs incurs extreme performance overhead mainly due to expensive voting mechanisms for outputs from triplication of every operation. In this paper, we propose selective validation mechanisms for efficient modular redundancy techniques in the datapaths on CGRAs. Our techniques selectively validate results at synchronous operations rather than every operation in order to reduce the expensive performance overhead from the validation mechanism. Our experimental results demonstrate that our selective validation based TMR technique can improve the performance by 38.3{\%} on average over benchmarks as compared to the recently proposed software-based TMR technique with the full validation.",
author = "Jihoon Kang and Yohan Ko and Jongwon Lee and Yongjoo Kim and Hwisoo So and Kyoungwoo Lee and Yunheung Paek",
year = "2013",
month = "9",
day = "9",
doi = "10.1109/ASAP.2013.6567558",
language = "English",
isbn = "9781479904921",
series = "Proceedings of the International Conference on Application-Specific Systems, Architectures and Processors",
pages = "95--98",
booktitle = "ASAP 2013 - Proceedings of the 2013 IEEE 24th International Conference on Application-Specific Systems, Architectures and Processors",

}

Kang, J, Ko, Y, Lee, J, Kim, Y, So, H, Lee, K & Paek, Y 2013, Selective validations for efficient protections on Coarse-Grained Reconfigurable Architectures. in ASAP 2013 - Proceedings of the 2013 IEEE 24th International Conference on Application-Specific Systems, Architectures and Processors., 6567558, Proceedings of the International Conference on Application-Specific Systems, Architectures and Processors, pp. 95-98, 2013 IEEE 24th International Conference on Application-Specific Systems, Architectures and Processors, ASAP 2013, Washington, DC, United States, 13/6/5. https://doi.org/10.1109/ASAP.2013.6567558

Selective validations for efficient protections on Coarse-Grained Reconfigurable Architectures. / Kang, Jihoon; Ko, Yohan; Lee, Jongwon; Kim, Yongjoo; So, Hwisoo; Lee, Kyoungwoo; Paek, Yunheung.

ASAP 2013 - Proceedings of the 2013 IEEE 24th International Conference on Application-Specific Systems, Architectures and Processors. 2013. p. 95-98 6567558 (Proceedings of the International Conference on Application-Specific Systems, Architectures and Processors).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - Selective validations for efficient protections on Coarse-Grained Reconfigurable Architectures

AU - Kang, Jihoon

AU - Ko, Yohan

AU - Lee, Jongwon

AU - Kim, Yongjoo

AU - So, Hwisoo

AU - Lee, Kyoungwoo

AU - Paek, Yunheung

PY - 2013/9/9

Y1 - 2013/9/9

N2 - Coarse-Grained Reconfigurable Architectures or CGRAs are drawing significant attention since they promise both performance with parallelism and flexibility with reconfiguration. Soft errors or transient faults are becoming a serious design concern in embedded systems including CGRAs since soft error rate is increasing exponentially as technology scaling. A recently proposed software-based technique with TMR (Triple Modular Redundancy) implemented on CGRAs incurs extreme performance overhead mainly due to expensive voting mechanisms for outputs from triplication of every operation. In this paper, we propose selective validation mechanisms for efficient modular redundancy techniques in the datapaths on CGRAs. Our techniques selectively validate results at synchronous operations rather than every operation in order to reduce the expensive performance overhead from the validation mechanism. Our experimental results demonstrate that our selective validation based TMR technique can improve the performance by 38.3% on average over benchmarks as compared to the recently proposed software-based TMR technique with the full validation.

AB - Coarse-Grained Reconfigurable Architectures or CGRAs are drawing significant attention since they promise both performance with parallelism and flexibility with reconfiguration. Soft errors or transient faults are becoming a serious design concern in embedded systems including CGRAs since soft error rate is increasing exponentially as technology scaling. A recently proposed software-based technique with TMR (Triple Modular Redundancy) implemented on CGRAs incurs extreme performance overhead mainly due to expensive voting mechanisms for outputs from triplication of every operation. In this paper, we propose selective validation mechanisms for efficient modular redundancy techniques in the datapaths on CGRAs. Our techniques selectively validate results at synchronous operations rather than every operation in order to reduce the expensive performance overhead from the validation mechanism. Our experimental results demonstrate that our selective validation based TMR technique can improve the performance by 38.3% on average over benchmarks as compared to the recently proposed software-based TMR technique with the full validation.

UR - http://www.scopus.com/inward/record.url?scp=84883380388&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84883380388&partnerID=8YFLogxK

U2 - 10.1109/ASAP.2013.6567558

DO - 10.1109/ASAP.2013.6567558

M3 - Conference contribution

AN - SCOPUS:84883380388

SN - 9781479904921

T3 - Proceedings of the International Conference on Application-Specific Systems, Architectures and Processors

SP - 95

EP - 98

BT - ASAP 2013 - Proceedings of the 2013 IEEE 24th International Conference on Application-Specific Systems, Architectures and Processors

ER -

Kang J, Ko Y, Lee J, Kim Y, So H, Lee K et al. Selective validations for efficient protections on Coarse-Grained Reconfigurable Architectures. In ASAP 2013 - Proceedings of the 2013 IEEE 24th International Conference on Application-Specific Systems, Architectures and Processors. 2013. p. 95-98. 6567558. (Proceedings of the International Conference on Application-Specific Systems, Architectures and Processors). https://doi.org/10.1109/ASAP.2013.6567558