Self-Timed Pulsed Latch for Low-Voltage Operation With Reduced Hold Time

Hanwool Jeong, Juhyun Park, Seung Chul Song, Seongook Jung

Research output: Contribution to journalArticle

Abstract

A self-timed pulsed latch (STPL) is proposed for low VDD operation. By comparing input and output, the transparency window is adaptively generated in STPL, which resolves the hold time problem of the conventional pulsed latch. The measurement results from the test chip fabricated in the 65-nm technology proves that the hold time is reduced by 77% and the minimum operating supply voltage is lowered by 300 mV compared with the conventional pulsed latch. In addition, the measurement results show that the STPL can reduce the sequential overhead, because the STPL is free from setup time issue from which the conventional master-slave-based flip-flop (MSFF) suffers. The simulation results show that the input-to-output delay of STPL, which also determines the sequential overhead, is smaller by 45% in 0.6 V compared with that of the MSFF structure.

Original languageEnglish
Article number8691523
Pages (from-to)2304-2315
Number of pages12
JournalIEEE Journal of Solid-State Circuits
Volume54
Issue number8
DOIs
Publication statusPublished - 2019 Aug 1

Fingerprint

Flip flop circuits
Electric potential
Transparency

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering

Cite this

Jeong, Hanwool ; Park, Juhyun ; Song, Seung Chul ; Jung, Seongook. / Self-Timed Pulsed Latch for Low-Voltage Operation With Reduced Hold Time. In: IEEE Journal of Solid-State Circuits. 2019 ; Vol. 54, No. 8. pp. 2304-2315.
@article{890241e95a4a4c47b0046cd9c7a3aea5,
title = "Self-Timed Pulsed Latch for Low-Voltage Operation With Reduced Hold Time",
abstract = "A self-timed pulsed latch (STPL) is proposed for low VDD operation. By comparing input and output, the transparency window is adaptively generated in STPL, which resolves the hold time problem of the conventional pulsed latch. The measurement results from the test chip fabricated in the 65-nm technology proves that the hold time is reduced by 77{\%} and the minimum operating supply voltage is lowered by 300 mV compared with the conventional pulsed latch. In addition, the measurement results show that the STPL can reduce the sequential overhead, because the STPL is free from setup time issue from which the conventional master-slave-based flip-flop (MSFF) suffers. The simulation results show that the input-to-output delay of STPL, which also determines the sequential overhead, is smaller by 45{\%} in 0.6 V compared with that of the MSFF structure.",
author = "Hanwool Jeong and Juhyun Park and Song, {Seung Chul} and Seongook Jung",
year = "2019",
month = "8",
day = "1",
doi = "10.1109/JSSC.2019.2907774",
language = "English",
volume = "54",
pages = "2304--2315",
journal = "IEEE Journal of Solid-State Circuits",
issn = "0018-9200",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "8",

}

Self-Timed Pulsed Latch for Low-Voltage Operation With Reduced Hold Time. / Jeong, Hanwool; Park, Juhyun; Song, Seung Chul; Jung, Seongook.

In: IEEE Journal of Solid-State Circuits, Vol. 54, No. 8, 8691523, 01.08.2019, p. 2304-2315.

Research output: Contribution to journalArticle

TY - JOUR

T1 - Self-Timed Pulsed Latch for Low-Voltage Operation With Reduced Hold Time

AU - Jeong, Hanwool

AU - Park, Juhyun

AU - Song, Seung Chul

AU - Jung, Seongook

PY - 2019/8/1

Y1 - 2019/8/1

N2 - A self-timed pulsed latch (STPL) is proposed for low VDD operation. By comparing input and output, the transparency window is adaptively generated in STPL, which resolves the hold time problem of the conventional pulsed latch. The measurement results from the test chip fabricated in the 65-nm technology proves that the hold time is reduced by 77% and the minimum operating supply voltage is lowered by 300 mV compared with the conventional pulsed latch. In addition, the measurement results show that the STPL can reduce the sequential overhead, because the STPL is free from setup time issue from which the conventional master-slave-based flip-flop (MSFF) suffers. The simulation results show that the input-to-output delay of STPL, which also determines the sequential overhead, is smaller by 45% in 0.6 V compared with that of the MSFF structure.

AB - A self-timed pulsed latch (STPL) is proposed for low VDD operation. By comparing input and output, the transparency window is adaptively generated in STPL, which resolves the hold time problem of the conventional pulsed latch. The measurement results from the test chip fabricated in the 65-nm technology proves that the hold time is reduced by 77% and the minimum operating supply voltage is lowered by 300 mV compared with the conventional pulsed latch. In addition, the measurement results show that the STPL can reduce the sequential overhead, because the STPL is free from setup time issue from which the conventional master-slave-based flip-flop (MSFF) suffers. The simulation results show that the input-to-output delay of STPL, which also determines the sequential overhead, is smaller by 45% in 0.6 V compared with that of the MSFF structure.

UR - http://www.scopus.com/inward/record.url?scp=85069883863&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85069883863&partnerID=8YFLogxK

U2 - 10.1109/JSSC.2019.2907774

DO - 10.1109/JSSC.2019.2907774

M3 - Article

AN - SCOPUS:85069883863

VL - 54

SP - 2304

EP - 2315

JO - IEEE Journal of Solid-State Circuits

JF - IEEE Journal of Solid-State Circuits

SN - 0018-9200

IS - 8

M1 - 8691523

ER -