Sense-Amplifier-Based Flip-Flop with Transition Completion Detection for Low-Voltage Operation

Hanwool Jeong, Tae Woo Oh, Seung Chul Song, Seong Ook Jung

Research output: Contribution to journalArticle

6 Citations (Scopus)

Abstract

A novel high-speed and highly reliable sense-amplifier-based flip-flop with transition completion detection (SAFF-TCD) is proposed for low supply voltage (VDD) operation. The SAFF-TCD adopts the internally generated detection signal to indicate the completion of sense-amplifier stage transition. The detection signal gates the pull-down path of the sense-amplifier stage and the slave latch, thus overcoming the operational yield degradation, current contention, and glitches of previous SAFFs. The operational yield, speed, hold time, energy consumption, and area of the proposed and previous FFs are quantitatively compared for a wide range of VDD with 22-nm FinFET technology. It is shown that the minimum VDD of the SAFF-TCD is 573 mV lower than that of previous SAFFs, which means the SAFF-TCD can operate even when VDD is in the near-threshold or subthreshold region. At 0.3-0.4 V, the SAFF-TCD operates twice as fast as the master-slave-based FF (MSFF) with a practical hold time. Even with these benefits, the energy consumption overhead is limited to less than 20% compared with that of MSFF, and the area is similar to that of previous SAFFs.

Original languageEnglish
Pages (from-to)609-620
Number of pages12
JournalIEEE Transactions on Very Large Scale Integration (VLSI) Systems
Volume26
Issue number4
DOIs
Publication statusPublished - 2018 Apr

Fingerprint

Flip flop circuits
Electric potential
Signal detection
Energy utilization
Degradation

All Science Journal Classification (ASJC) codes

  • Software
  • Hardware and Architecture
  • Electrical and Electronic Engineering

Cite this

@article{40fb8e8a999543e29a1877e89bb57c18,
title = "Sense-Amplifier-Based Flip-Flop with Transition Completion Detection for Low-Voltage Operation",
abstract = "A novel high-speed and highly reliable sense-amplifier-based flip-flop with transition completion detection (SAFF-TCD) is proposed for low supply voltage (VDD) operation. The SAFF-TCD adopts the internally generated detection signal to indicate the completion of sense-amplifier stage transition. The detection signal gates the pull-down path of the sense-amplifier stage and the slave latch, thus overcoming the operational yield degradation, current contention, and glitches of previous SAFFs. The operational yield, speed, hold time, energy consumption, and area of the proposed and previous FFs are quantitatively compared for a wide range of VDD with 22-nm FinFET technology. It is shown that the minimum VDD of the SAFF-TCD is 573 mV lower than that of previous SAFFs, which means the SAFF-TCD can operate even when VDD is in the near-threshold or subthreshold region. At 0.3-0.4 V, the SAFF-TCD operates twice as fast as the master-slave-based FF (MSFF) with a practical hold time. Even with these benefits, the energy consumption overhead is limited to less than 20{\%} compared with that of MSFF, and the area is similar to that of previous SAFFs.",
author = "Hanwool Jeong and Oh, {Tae Woo} and Song, {Seung Chul} and Jung, {Seong Ook}",
year = "2018",
month = "4",
doi = "10.1109/TVLSI.2017.2777788",
language = "English",
volume = "26",
pages = "609--620",
journal = "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
issn = "1063-8210",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "4",

}

Sense-Amplifier-Based Flip-Flop with Transition Completion Detection for Low-Voltage Operation. / Jeong, Hanwool; Oh, Tae Woo; Song, Seung Chul; Jung, Seong Ook.

In: IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 26, No. 4, 04.2018, p. 609-620.

Research output: Contribution to journalArticle

TY - JOUR

T1 - Sense-Amplifier-Based Flip-Flop with Transition Completion Detection for Low-Voltage Operation

AU - Jeong, Hanwool

AU - Oh, Tae Woo

AU - Song, Seung Chul

AU - Jung, Seong Ook

PY - 2018/4

Y1 - 2018/4

N2 - A novel high-speed and highly reliable sense-amplifier-based flip-flop with transition completion detection (SAFF-TCD) is proposed for low supply voltage (VDD) operation. The SAFF-TCD adopts the internally generated detection signal to indicate the completion of sense-amplifier stage transition. The detection signal gates the pull-down path of the sense-amplifier stage and the slave latch, thus overcoming the operational yield degradation, current contention, and glitches of previous SAFFs. The operational yield, speed, hold time, energy consumption, and area of the proposed and previous FFs are quantitatively compared for a wide range of VDD with 22-nm FinFET technology. It is shown that the minimum VDD of the SAFF-TCD is 573 mV lower than that of previous SAFFs, which means the SAFF-TCD can operate even when VDD is in the near-threshold or subthreshold region. At 0.3-0.4 V, the SAFF-TCD operates twice as fast as the master-slave-based FF (MSFF) with a practical hold time. Even with these benefits, the energy consumption overhead is limited to less than 20% compared with that of MSFF, and the area is similar to that of previous SAFFs.

AB - A novel high-speed and highly reliable sense-amplifier-based flip-flop with transition completion detection (SAFF-TCD) is proposed for low supply voltage (VDD) operation. The SAFF-TCD adopts the internally generated detection signal to indicate the completion of sense-amplifier stage transition. The detection signal gates the pull-down path of the sense-amplifier stage and the slave latch, thus overcoming the operational yield degradation, current contention, and glitches of previous SAFFs. The operational yield, speed, hold time, energy consumption, and area of the proposed and previous FFs are quantitatively compared for a wide range of VDD with 22-nm FinFET technology. It is shown that the minimum VDD of the SAFF-TCD is 573 mV lower than that of previous SAFFs, which means the SAFF-TCD can operate even when VDD is in the near-threshold or subthreshold region. At 0.3-0.4 V, the SAFF-TCD operates twice as fast as the master-slave-based FF (MSFF) with a practical hold time. Even with these benefits, the energy consumption overhead is limited to less than 20% compared with that of MSFF, and the area is similar to that of previous SAFFs.

UR - http://www.scopus.com/inward/record.url?scp=85040574183&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85040574183&partnerID=8YFLogxK

U2 - 10.1109/TVLSI.2017.2777788

DO - 10.1109/TVLSI.2017.2777788

M3 - Article

AN - SCOPUS:85040574183

VL - 26

SP - 609

EP - 620

JO - IEEE Transactions on Very Large Scale Integration (VLSI) Systems

JF - IEEE Transactions on Very Large Scale Integration (VLSI) Systems

SN - 1063-8210

IS - 4

ER -