Sensing voltage compensation circuit for low-power dram bit-line sense amplifier

Suk Min Kim, Tae Woo Oh, Seongook Jung

Research output: Chapter in Book/Report/Conference proceedingConference contribution

3 Citations (Scopus)

Abstract

As the DRAM process technology scales down, the offset voltage caused by the VTH mismatch between the Latch Transistors of Bit-Line Sense Amplifier (BLSA) tends to increase further. This offset voltage eventually leads to a data read failure by reducing the sensing voltage. To solve this problem, various types of offset cancellation BLSA have been studied. In addition to the offset voltage, the sensing noise between adjacent bit lines is another major cause of reduced sensing voltage. The solution to this problem is also necessary as the minimum feature size of the DRAM cell decreases. In this paper, we propose a Sensing Voltage Compensation (SVC) circuit for DRAM BLSA that can solve both problems simultaneously.

Original languageEnglish
Title of host publicationInternational Conference on Electronics, Information and Communication, ICEIC 2018
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages1-4
Number of pages4
Volume2018-January
ISBN (Electronic)9781538647547
DOIs
Publication statusPublished - 2018 Apr 2
Event17th International Conference on Electronics, Information and Communication, ICEIC 2018 - Honolulu, United States
Duration: 2018 Jan 242018 Jan 27

Other

Other17th International Conference on Electronics, Information and Communication, ICEIC 2018
CountryUnited States
CityHonolulu
Period18/1/2418/1/27

Fingerprint

Networks (circuits)
Dynamic random access storage
Electric potential
Compensation and Redress
Transistors

All Science Journal Classification (ASJC) codes

  • Information Systems
  • Computer Networks and Communications
  • Computer Science Applications
  • Signal Processing
  • Electrical and Electronic Engineering

Cite this

Kim, S. M., Oh, T. W., & Jung, S. (2018). Sensing voltage compensation circuit for low-power dram bit-line sense amplifier. In International Conference on Electronics, Information and Communication, ICEIC 2018 (Vol. 2018-January, pp. 1-4). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.23919/ELINFOCOM.2018.8330545
Kim, Suk Min ; Oh, Tae Woo ; Jung, Seongook. / Sensing voltage compensation circuit for low-power dram bit-line sense amplifier. International Conference on Electronics, Information and Communication, ICEIC 2018. Vol. 2018-January Institute of Electrical and Electronics Engineers Inc., 2018. pp. 1-4
@inproceedings{9da28f24424744c786832b21d42caded,
title = "Sensing voltage compensation circuit for low-power dram bit-line sense amplifier",
abstract = "As the DRAM process technology scales down, the offset voltage caused by the VTH mismatch between the Latch Transistors of Bit-Line Sense Amplifier (BLSA) tends to increase further. This offset voltage eventually leads to a data read failure by reducing the sensing voltage. To solve this problem, various types of offset cancellation BLSA have been studied. In addition to the offset voltage, the sensing noise between adjacent bit lines is another major cause of reduced sensing voltage. The solution to this problem is also necessary as the minimum feature size of the DRAM cell decreases. In this paper, we propose a Sensing Voltage Compensation (SVC) circuit for DRAM BLSA that can solve both problems simultaneously.",
author = "Kim, {Suk Min} and Oh, {Tae Woo} and Seongook Jung",
year = "2018",
month = "4",
day = "2",
doi = "10.23919/ELINFOCOM.2018.8330545",
language = "English",
volume = "2018-January",
pages = "1--4",
booktitle = "International Conference on Electronics, Information and Communication, ICEIC 2018",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
address = "United States",

}

Kim, SM, Oh, TW & Jung, S 2018, Sensing voltage compensation circuit for low-power dram bit-line sense amplifier. in International Conference on Electronics, Information and Communication, ICEIC 2018. vol. 2018-January, Institute of Electrical and Electronics Engineers Inc., pp. 1-4, 17th International Conference on Electronics, Information and Communication, ICEIC 2018, Honolulu, United States, 18/1/24. https://doi.org/10.23919/ELINFOCOM.2018.8330545

Sensing voltage compensation circuit for low-power dram bit-line sense amplifier. / Kim, Suk Min; Oh, Tae Woo; Jung, Seongook.

International Conference on Electronics, Information and Communication, ICEIC 2018. Vol. 2018-January Institute of Electrical and Electronics Engineers Inc., 2018. p. 1-4.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - Sensing voltage compensation circuit for low-power dram bit-line sense amplifier

AU - Kim, Suk Min

AU - Oh, Tae Woo

AU - Jung, Seongook

PY - 2018/4/2

Y1 - 2018/4/2

N2 - As the DRAM process technology scales down, the offset voltage caused by the VTH mismatch between the Latch Transistors of Bit-Line Sense Amplifier (BLSA) tends to increase further. This offset voltage eventually leads to a data read failure by reducing the sensing voltage. To solve this problem, various types of offset cancellation BLSA have been studied. In addition to the offset voltage, the sensing noise between adjacent bit lines is another major cause of reduced sensing voltage. The solution to this problem is also necessary as the minimum feature size of the DRAM cell decreases. In this paper, we propose a Sensing Voltage Compensation (SVC) circuit for DRAM BLSA that can solve both problems simultaneously.

AB - As the DRAM process technology scales down, the offset voltage caused by the VTH mismatch between the Latch Transistors of Bit-Line Sense Amplifier (BLSA) tends to increase further. This offset voltage eventually leads to a data read failure by reducing the sensing voltage. To solve this problem, various types of offset cancellation BLSA have been studied. In addition to the offset voltage, the sensing noise between adjacent bit lines is another major cause of reduced sensing voltage. The solution to this problem is also necessary as the minimum feature size of the DRAM cell decreases. In this paper, we propose a Sensing Voltage Compensation (SVC) circuit for DRAM BLSA that can solve both problems simultaneously.

UR - http://www.scopus.com/inward/record.url?scp=85048475244&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85048475244&partnerID=8YFLogxK

U2 - 10.23919/ELINFOCOM.2018.8330545

DO - 10.23919/ELINFOCOM.2018.8330545

M3 - Conference contribution

VL - 2018-January

SP - 1

EP - 4

BT - International Conference on Electronics, Information and Communication, ICEIC 2018

PB - Institute of Electrical and Electronics Engineers Inc.

ER -

Kim SM, Oh TW, Jung S. Sensing voltage compensation circuit for low-power dram bit-line sense amplifier. In International Conference on Electronics, Information and Communication, ICEIC 2018. Vol. 2018-January. Institute of Electrical and Electronics Engineers Inc. 2018. p. 1-4 https://doi.org/10.23919/ELINFOCOM.2018.8330545