Simulation and development environment for mobile 3D graphics architectures

W. J. Lee, W. C. Park, V. P. Srini, Tack-Don Han

Research output: Contribution to journalArticle

4 Citations (Scopus)

Abstract

This paper describes a simulation and development environment for designing mobile three-dimensional (3D) graphics architectures. The proposed simulation and verification environment (SVE) uses glTrace's ability to intercept and redirect an OpenGLES streams. The SVE simulates the behaviour of mobile 3D graphics pipeline during the playback of traces and produces the second geometry trace that can be used as a test vector for the Verilog/hardware discription language RT-level model. An architectural verification can be conducted by comparing the frame-by-frame results. The functionality of the SVE is demonstrated by designing a mobile 3D graphics architecture and implementing the verified architecture on field programmable gate array (FPGA) boards. An application development environment (ADE) is also presented that includes a mobile graphics application programming interface and a device driver interface. The proposed SVE and the ADE could be efficiently used for developing and testing mobile applications, architectural analysis and hardware designs.

Original languageEnglish
Pages (from-to)501-507
Number of pages7
JournalIET Computers and Digital Techniques
Volume1
Issue number5
DOIs
Publication statusPublished - 2007 Sep 25

Fingerprint

Hardware
Computer hardware description languages
Application programming interfaces (API)
Interfaces (computer)
Field programmable gate arrays (FPGA)
Pipelines
Geometry
Testing

All Science Journal Classification (ASJC) codes

  • Software
  • Hardware and Architecture
  • Electrical and Electronic Engineering

Cite this

Lee, W. J. ; Park, W. C. ; Srini, V. P. ; Han, Tack-Don. / Simulation and development environment for mobile 3D graphics architectures. In: IET Computers and Digital Techniques. 2007 ; Vol. 1, No. 5. pp. 501-507.
@article{8f4bfee5587b4b22b9e6744dce39446e,
title = "Simulation and development environment for mobile 3D graphics architectures",
abstract = "This paper describes a simulation and development environment for designing mobile three-dimensional (3D) graphics architectures. The proposed simulation and verification environment (SVE) uses glTrace's ability to intercept and redirect an OpenGLES streams. The SVE simulates the behaviour of mobile 3D graphics pipeline during the playback of traces and produces the second geometry trace that can be used as a test vector for the Verilog/hardware discription language RT-level model. An architectural verification can be conducted by comparing the frame-by-frame results. The functionality of the SVE is demonstrated by designing a mobile 3D graphics architecture and implementing the verified architecture on field programmable gate array (FPGA) boards. An application development environment (ADE) is also presented that includes a mobile graphics application programming interface and a device driver interface. The proposed SVE and the ADE could be efficiently used for developing and testing mobile applications, architectural analysis and hardware designs.",
author = "Lee, {W. J.} and Park, {W. C.} and Srini, {V. P.} and Tack-Don Han",
year = "2007",
month = "9",
day = "25",
doi = "10.1049/iet-cdt:20050205",
language = "English",
volume = "1",
pages = "501--507",
journal = "IET Computers and Digital Techniques",
issn = "1751-8601",
publisher = "Institution of Engineering and Technology",
number = "5",

}

Simulation and development environment for mobile 3D graphics architectures. / Lee, W. J.; Park, W. C.; Srini, V. P.; Han, Tack-Don.

In: IET Computers and Digital Techniques, Vol. 1, No. 5, 25.09.2007, p. 501-507.

Research output: Contribution to journalArticle

TY - JOUR

T1 - Simulation and development environment for mobile 3D graphics architectures

AU - Lee, W. J.

AU - Park, W. C.

AU - Srini, V. P.

AU - Han, Tack-Don

PY - 2007/9/25

Y1 - 2007/9/25

N2 - This paper describes a simulation and development environment for designing mobile three-dimensional (3D) graphics architectures. The proposed simulation and verification environment (SVE) uses glTrace's ability to intercept and redirect an OpenGLES streams. The SVE simulates the behaviour of mobile 3D graphics pipeline during the playback of traces and produces the second geometry trace that can be used as a test vector for the Verilog/hardware discription language RT-level model. An architectural verification can be conducted by comparing the frame-by-frame results. The functionality of the SVE is demonstrated by designing a mobile 3D graphics architecture and implementing the verified architecture on field programmable gate array (FPGA) boards. An application development environment (ADE) is also presented that includes a mobile graphics application programming interface and a device driver interface. The proposed SVE and the ADE could be efficiently used for developing and testing mobile applications, architectural analysis and hardware designs.

AB - This paper describes a simulation and development environment for designing mobile three-dimensional (3D) graphics architectures. The proposed simulation and verification environment (SVE) uses glTrace's ability to intercept and redirect an OpenGLES streams. The SVE simulates the behaviour of mobile 3D graphics pipeline during the playback of traces and produces the second geometry trace that can be used as a test vector for the Verilog/hardware discription language RT-level model. An architectural verification can be conducted by comparing the frame-by-frame results. The functionality of the SVE is demonstrated by designing a mobile 3D graphics architecture and implementing the verified architecture on field programmable gate array (FPGA) boards. An application development environment (ADE) is also presented that includes a mobile graphics application programming interface and a device driver interface. The proposed SVE and the ADE could be efficiently used for developing and testing mobile applications, architectural analysis and hardware designs.

UR - http://www.scopus.com/inward/record.url?scp=34548719243&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=34548719243&partnerID=8YFLogxK

U2 - 10.1049/iet-cdt:20050205

DO - 10.1049/iet-cdt:20050205

M3 - Article

AN - SCOPUS:34548719243

VL - 1

SP - 501

EP - 507

JO - IET Computers and Digital Techniques

JF - IET Computers and Digital Techniques

SN - 1751-8601

IS - 5

ER -