Simulator for path-delay faults on mixed-level circuits

Y. T. Yim, Y. S. Kang, Sungho Kang

Research output: Contribution to journalArticle

Abstract

Most of the available path-delay fault simulators for scan environments rely on the use of augmented scan flip-flops and exclusively consider circuits composed of only discrete gates This paper describes an efficient path-delay fault simulator which operates in standard scan environments The new simulator based on a parallel pattern fault simulation algorithm can handle the switching devices by using new logic values To achieve high-speed performance, two different sets of logic values are used for the element evaluation according to the device level The results show the efficiency of the simulator.

Original languageEnglish
Pages (from-to)236-242
Number of pages7
JournalIEE Proceedings: Circuits, Devices and Systems
Volume144
Issue number4
DOIs
Publication statusPublished - 1997 Jan 1

Fingerprint

Simulators
Networks (circuits)
Flip flop circuits

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering

Cite this

@article{cb126411df7749f09235edc9efe2926f,
title = "Simulator for path-delay faults on mixed-level circuits",
abstract = "Most of the available path-delay fault simulators for scan environments rely on the use of augmented scan flip-flops and exclusively consider circuits composed of only discrete gates This paper describes an efficient path-delay fault simulator which operates in standard scan environments The new simulator based on a parallel pattern fault simulation algorithm can handle the switching devices by using new logic values To achieve high-speed performance, two different sets of logic values are used for the element evaluation according to the device level The results show the efficiency of the simulator.",
author = "Yim, {Y. T.} and Kang, {Y. S.} and Sungho Kang",
year = "1997",
month = "1",
day = "1",
doi = "10.1049/ip-cds:19971287",
language = "English",
volume = "144",
pages = "236--242",
journal = "IET Circuits, Devices and Systems",
issn = "1751-858X",
publisher = "Institution of Engineering and Technology",
number = "4",

}

Simulator for path-delay faults on mixed-level circuits. / Yim, Y. T.; Kang, Y. S.; Kang, Sungho.

In: IEE Proceedings: Circuits, Devices and Systems, Vol. 144, No. 4, 01.01.1997, p. 236-242.

Research output: Contribution to journalArticle

TY - JOUR

T1 - Simulator for path-delay faults on mixed-level circuits

AU - Yim, Y. T.

AU - Kang, Y. S.

AU - Kang, Sungho

PY - 1997/1/1

Y1 - 1997/1/1

N2 - Most of the available path-delay fault simulators for scan environments rely on the use of augmented scan flip-flops and exclusively consider circuits composed of only discrete gates This paper describes an efficient path-delay fault simulator which operates in standard scan environments The new simulator based on a parallel pattern fault simulation algorithm can handle the switching devices by using new logic values To achieve high-speed performance, two different sets of logic values are used for the element evaluation according to the device level The results show the efficiency of the simulator.

AB - Most of the available path-delay fault simulators for scan environments rely on the use of augmented scan flip-flops and exclusively consider circuits composed of only discrete gates This paper describes an efficient path-delay fault simulator which operates in standard scan environments The new simulator based on a parallel pattern fault simulation algorithm can handle the switching devices by using new logic values To achieve high-speed performance, two different sets of logic values are used for the element evaluation according to the device level The results show the efficiency of the simulator.

UR - http://www.scopus.com/inward/record.url?scp=0031209567&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0031209567&partnerID=8YFLogxK

U2 - 10.1049/ip-cds:19971287

DO - 10.1049/ip-cds:19971287

M3 - Article

AN - SCOPUS:0031209567

VL - 144

SP - 236

EP - 242

JO - IET Circuits, Devices and Systems

JF - IET Circuits, Devices and Systems

SN - 1751-858X

IS - 4

ER -