Simultaneous and speculative thread migration for improving energy efficiency of heterogeneous core architectures

Changmin Lee, Won Woo Ro

Research output: Contribution to journalArticle

Abstract

This paper proposes a microarchitectural mechanism to minimize the latency of thread migration for a tightly-coupled heterogeneous core, which has two execution backends (e.g., in-order and out-of-order execution pipelines). The proposed mechanism examines the dependencies between all in-flight instructions that reside in one of the backend pipelines, and allows both pipelines to simultaneously perform the instruction execution. At the microarchitectural level, instruction dispatching and instruction execution are seamlessly performed across thread migration, and therefore, this simultaneous backend execution can accelerate the program execution, which cannot be achieved with an existing migration mechanism. Accelerating thread migration will increase the overall performance with low power overhead, providing high energy efficiency. As compared to a baseline heterogeneous core with an existing migration mechanism, the simultaneous backend execution reduces 8.2 percent of the total execution cycle and consumes 2.9 percent lower total energy on average across SPEC CPU2006 benchmarks, which results in an improved energy efficiency of 10.9 percent in terms of the energy-delay product.

Original languageEnglish
Pages (from-to)498-512
Number of pages15
JournalIEEE Transactions on Computers
Volume67
Issue number4
DOIs
Publication statusPublished - 2018 Apr 1

Fingerprint

Energy Efficiency
Thread
Migration
Energy efficiency
Pipelines
Percent
Dispatching
Energy
Accelerate
High Efficiency
High Energy
Latency
Baseline
Architecture
Benchmark
Minimise
Cycle

All Science Journal Classification (ASJC) codes

  • Software
  • Theoretical Computer Science
  • Hardware and Architecture
  • Computational Theory and Mathematics

Cite this

@article{5923d70b89084fb39e44fac2bcdbf4bd,
title = "Simultaneous and speculative thread migration for improving energy efficiency of heterogeneous core architectures",
abstract = "This paper proposes a microarchitectural mechanism to minimize the latency of thread migration for a tightly-coupled heterogeneous core, which has two execution backends (e.g., in-order and out-of-order execution pipelines). The proposed mechanism examines the dependencies between all in-flight instructions that reside in one of the backend pipelines, and allows both pipelines to simultaneously perform the instruction execution. At the microarchitectural level, instruction dispatching and instruction execution are seamlessly performed across thread migration, and therefore, this simultaneous backend execution can accelerate the program execution, which cannot be achieved with an existing migration mechanism. Accelerating thread migration will increase the overall performance with low power overhead, providing high energy efficiency. As compared to a baseline heterogeneous core with an existing migration mechanism, the simultaneous backend execution reduces 8.2 percent of the total execution cycle and consumes 2.9 percent lower total energy on average across SPEC CPU2006 benchmarks, which results in an improved energy efficiency of 10.9 percent in terms of the energy-delay product.",
author = "Changmin Lee and Ro, {Won Woo}",
year = "2018",
month = "4",
day = "1",
doi = "10.1109/TC.2017.2770126",
language = "English",
volume = "67",
pages = "498--512",
journal = "IEEE Transactions on Computers",
issn = "0018-9340",
publisher = "IEEE Computer Society",
number = "4",

}

Simultaneous and speculative thread migration for improving energy efficiency of heterogeneous core architectures. / Lee, Changmin; Ro, Won Woo.

In: IEEE Transactions on Computers, Vol. 67, No. 4, 01.04.2018, p. 498-512.

Research output: Contribution to journalArticle

TY - JOUR

T1 - Simultaneous and speculative thread migration for improving energy efficiency of heterogeneous core architectures

AU - Lee, Changmin

AU - Ro, Won Woo

PY - 2018/4/1

Y1 - 2018/4/1

N2 - This paper proposes a microarchitectural mechanism to minimize the latency of thread migration for a tightly-coupled heterogeneous core, which has two execution backends (e.g., in-order and out-of-order execution pipelines). The proposed mechanism examines the dependencies between all in-flight instructions that reside in one of the backend pipelines, and allows both pipelines to simultaneously perform the instruction execution. At the microarchitectural level, instruction dispatching and instruction execution are seamlessly performed across thread migration, and therefore, this simultaneous backend execution can accelerate the program execution, which cannot be achieved with an existing migration mechanism. Accelerating thread migration will increase the overall performance with low power overhead, providing high energy efficiency. As compared to a baseline heterogeneous core with an existing migration mechanism, the simultaneous backend execution reduces 8.2 percent of the total execution cycle and consumes 2.9 percent lower total energy on average across SPEC CPU2006 benchmarks, which results in an improved energy efficiency of 10.9 percent in terms of the energy-delay product.

AB - This paper proposes a microarchitectural mechanism to minimize the latency of thread migration for a tightly-coupled heterogeneous core, which has two execution backends (e.g., in-order and out-of-order execution pipelines). The proposed mechanism examines the dependencies between all in-flight instructions that reside in one of the backend pipelines, and allows both pipelines to simultaneously perform the instruction execution. At the microarchitectural level, instruction dispatching and instruction execution are seamlessly performed across thread migration, and therefore, this simultaneous backend execution can accelerate the program execution, which cannot be achieved with an existing migration mechanism. Accelerating thread migration will increase the overall performance with low power overhead, providing high energy efficiency. As compared to a baseline heterogeneous core with an existing migration mechanism, the simultaneous backend execution reduces 8.2 percent of the total execution cycle and consumes 2.9 percent lower total energy on average across SPEC CPU2006 benchmarks, which results in an improved energy efficiency of 10.9 percent in terms of the energy-delay product.

UR - http://www.scopus.com/inward/record.url?scp=85034254784&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85034254784&partnerID=8YFLogxK

U2 - 10.1109/TC.2017.2770126

DO - 10.1109/TC.2017.2770126

M3 - Article

AN - SCOPUS:85034254784

VL - 67

SP - 498

EP - 512

JO - IEEE Transactions on Computers

JF - IEEE Transactions on Computers

SN - 0018-9340

IS - 4

ER -