Single bit-line 7T SRAM cell for near-threshold voltage operation with enhanced performance and energy in 14nm FinFET technology

Younghwi Yang, Hanwool Jeong, Seung Chul Song, Joseph Wang, Geoffrey Yeap, Seongook Jung

Research output: Contribution to journalArticle

13 Citations (Scopus)

Abstract

Although near-threshold voltage (NTV) operation is an attractive means of achieving high energy efficiency, it can degrade the circuit stability of static random access memory (SRAM) cells. This paper proposes an NTV 7T SRAM cell in a 14 nm FinFET technology to eliminate read disturbance by disconnecting the path from the bit-line to the cross-coupled inverter pair using the transmission gate. In the proposed 7T SRAM cell, the half-select issue is resolved, meaning that no write-back operation is required. A folded-column structure is applied to the proposed 7T SRAM cell to reduce the read access time and energy consumption. To reduce the standby power, the proposed 7T SRAM cell uses only a single bit-line for both read and write operations. To achieve proper '1' writing operation with a single bit-line, a two-phase approach is proposed. Compared to the conventional 8T SRAM cell, the proposed 7T SRAM cell improves the read access time, energy, and standby power by 13%, 42%, and 23%, respectively, with a 3% smaller cell area.

Original languageEnglish
Article number7501587
Pages (from-to)1023-1032
Number of pages10
JournalIEEE Transactions on Circuits and Systems I: Regular Papers
Volume63
Issue number7
DOIs
Publication statusPublished - 2016 Jul 1

Fingerprint

Threshold voltage
Data storage equipment
FinFET
Energy efficiency
Energy utilization
Networks (circuits)

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering

Cite this

@article{bdad87bcf8cb4558a8961b8c48ffc3e9,
title = "Single bit-line 7T SRAM cell for near-threshold voltage operation with enhanced performance and energy in 14nm FinFET technology",
abstract = "Although near-threshold voltage (NTV) operation is an attractive means of achieving high energy efficiency, it can degrade the circuit stability of static random access memory (SRAM) cells. This paper proposes an NTV 7T SRAM cell in a 14 nm FinFET technology to eliminate read disturbance by disconnecting the path from the bit-line to the cross-coupled inverter pair using the transmission gate. In the proposed 7T SRAM cell, the half-select issue is resolved, meaning that no write-back operation is required. A folded-column structure is applied to the proposed 7T SRAM cell to reduce the read access time and energy consumption. To reduce the standby power, the proposed 7T SRAM cell uses only a single bit-line for both read and write operations. To achieve proper '1' writing operation with a single bit-line, a two-phase approach is proposed. Compared to the conventional 8T SRAM cell, the proposed 7T SRAM cell improves the read access time, energy, and standby power by 13{\%}, 42{\%}, and 23{\%}, respectively, with a 3{\%} smaller cell area.",
author = "Younghwi Yang and Hanwool Jeong and Song, {Seung Chul} and Joseph Wang and Geoffrey Yeap and Seongook Jung",
year = "2016",
month = "7",
day = "1",
doi = "10.1109/TCSI.2016.2556118",
language = "English",
volume = "63",
pages = "1023--1032",
journal = "IEEE Transactions on Circuits and Systems II: Express Briefs",
issn = "1549-8328",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "7",

}

Single bit-line 7T SRAM cell for near-threshold voltage operation with enhanced performance and energy in 14nm FinFET technology. / Yang, Younghwi; Jeong, Hanwool; Song, Seung Chul; Wang, Joseph; Yeap, Geoffrey; Jung, Seongook.

In: IEEE Transactions on Circuits and Systems I: Regular Papers, Vol. 63, No. 7, 7501587, 01.07.2016, p. 1023-1032.

Research output: Contribution to journalArticle

TY - JOUR

T1 - Single bit-line 7T SRAM cell for near-threshold voltage operation with enhanced performance and energy in 14nm FinFET technology

AU - Yang, Younghwi

AU - Jeong, Hanwool

AU - Song, Seung Chul

AU - Wang, Joseph

AU - Yeap, Geoffrey

AU - Jung, Seongook

PY - 2016/7/1

Y1 - 2016/7/1

N2 - Although near-threshold voltage (NTV) operation is an attractive means of achieving high energy efficiency, it can degrade the circuit stability of static random access memory (SRAM) cells. This paper proposes an NTV 7T SRAM cell in a 14 nm FinFET technology to eliminate read disturbance by disconnecting the path from the bit-line to the cross-coupled inverter pair using the transmission gate. In the proposed 7T SRAM cell, the half-select issue is resolved, meaning that no write-back operation is required. A folded-column structure is applied to the proposed 7T SRAM cell to reduce the read access time and energy consumption. To reduce the standby power, the proposed 7T SRAM cell uses only a single bit-line for both read and write operations. To achieve proper '1' writing operation with a single bit-line, a two-phase approach is proposed. Compared to the conventional 8T SRAM cell, the proposed 7T SRAM cell improves the read access time, energy, and standby power by 13%, 42%, and 23%, respectively, with a 3% smaller cell area.

AB - Although near-threshold voltage (NTV) operation is an attractive means of achieving high energy efficiency, it can degrade the circuit stability of static random access memory (SRAM) cells. This paper proposes an NTV 7T SRAM cell in a 14 nm FinFET technology to eliminate read disturbance by disconnecting the path from the bit-line to the cross-coupled inverter pair using the transmission gate. In the proposed 7T SRAM cell, the half-select issue is resolved, meaning that no write-back operation is required. A folded-column structure is applied to the proposed 7T SRAM cell to reduce the read access time and energy consumption. To reduce the standby power, the proposed 7T SRAM cell uses only a single bit-line for both read and write operations. To achieve proper '1' writing operation with a single bit-line, a two-phase approach is proposed. Compared to the conventional 8T SRAM cell, the proposed 7T SRAM cell improves the read access time, energy, and standby power by 13%, 42%, and 23%, respectively, with a 3% smaller cell area.

UR - http://www.scopus.com/inward/record.url?scp=84976483475&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84976483475&partnerID=8YFLogxK

U2 - 10.1109/TCSI.2016.2556118

DO - 10.1109/TCSI.2016.2556118

M3 - Article

VL - 63

SP - 1023

EP - 1032

JO - IEEE Transactions on Circuits and Systems II: Express Briefs

JF - IEEE Transactions on Circuits and Systems II: Express Briefs

SN - 1549-8328

IS - 7

M1 - 7501587

ER -