Single chip array processor for high performance design error simulation

Sungho Kang, Stephen A. Szygenda

Research output: Contribution to journalConference article


This paper describes a single chip massively parallel special array processor which can be used as a new high performance accelerator for design error simulation. The new accelerator adopts simple logic element and communication interface with minimum transistors. Using this, high speed simulation can be performed.

Original languageEnglish
Pages (from-to)338-341
Number of pages4
JournalProceedings of the Annual IEEE International ASIC Conference and Exhibit
Publication statusPublished - 1995 Dec 1


All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering

Cite this