Single-ended and differential Ka-B and BiCMOS phased array front-ends

Byung-Wook Min, Gabriel M. Rebeiz

Research output: Contribution to journalArticle

107 Citations (Scopus)

Abstract

Single-ended and differential phased array front-ends are developed for Ka-band applications using a 0.12 μm SiGe BiCMOS process. The phase shifters are based on CMOS switched delay networks and have 22.5° phase resolution and <4° rms phase error at 35 GHz, and can handle +10 dBm of RF power (P1dB) with a 3rd order intermodulation intercept point (IIP3) of +21 dBm. For the single-ended design, a SiGe low noise amplifier is placed before the CMOS phase shifter, and the LNA/phase shifter results in 11 ± 1.5 dB gain and < 3.4 dB of noise figure (NF), for a total power consumption of only 11 mW. For the differential front-end, a variable gain LNA is also developed and shows 9-20 dB gain and < 1° rms phase imbalance between the eight different gain states. The differential variable gain LNA/phase shifter consumes 33 mW, and results in 10 ± 1.3 dB gain and 3.8 dB of NF. The gain variation is reduced to 9.1 ± 0.45 dB with the variable gain function applied. The single-ended and differential front-ends occupy a small chip area, with a size of 350 × 800 μm2 and 350 × 950 μm 3, respectively, excluding pads. These chips are competitive with GaAs and InP designs, and are building blocks for low-cost millimeter-wave phased array front-ends based on silicon technology.

Original languageEnglish
Article number4639528
Pages (from-to)2239-2250
Number of pages12
JournalIEEE Journal of Solid-State Circuits
Volume43
Issue number10
DOIs
Publication statusPublished - 2008 Oct 1

Fingerprint

Phase shifters
Noise figure
Intermodulation
Low noise amplifiers
Millimeter waves
Electric power utilization
Silicon
Costs

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering

Cite this

@article{76a2c4339217488f8424174b428732d1,
title = "Single-ended and differential Ka-B and BiCMOS phased array front-ends",
abstract = "Single-ended and differential phased array front-ends are developed for Ka-band applications using a 0.12 μm SiGe BiCMOS process. The phase shifters are based on CMOS switched delay networks and have 22.5° phase resolution and <4° rms phase error at 35 GHz, and can handle +10 dBm of RF power (P1dB) with a 3rd order intermodulation intercept point (IIP3) of +21 dBm. For the single-ended design, a SiGe low noise amplifier is placed before the CMOS phase shifter, and the LNA/phase shifter results in 11 ± 1.5 dB gain and < 3.4 dB of noise figure (NF), for a total power consumption of only 11 mW. For the differential front-end, a variable gain LNA is also developed and shows 9-20 dB gain and < 1° rms phase imbalance between the eight different gain states. The differential variable gain LNA/phase shifter consumes 33 mW, and results in 10 ± 1.3 dB gain and 3.8 dB of NF. The gain variation is reduced to 9.1 ± 0.45 dB with the variable gain function applied. The single-ended and differential front-ends occupy a small chip area, with a size of 350 × 800 μm2 and 350 × 950 μm 3, respectively, excluding pads. These chips are competitive with GaAs and InP designs, and are building blocks for low-cost millimeter-wave phased array front-ends based on silicon technology.",
author = "Byung-Wook Min and Rebeiz, {Gabriel M.}",
year = "2008",
month = "10",
day = "1",
doi = "10.1109/JSSC.2008.2004336",
language = "English",
volume = "43",
pages = "2239--2250",
journal = "IEEE Journal of Solid-State Circuits",
issn = "0018-9200",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "10",

}

Single-ended and differential Ka-B and BiCMOS phased array front-ends. / Min, Byung-Wook; Rebeiz, Gabriel M.

In: IEEE Journal of Solid-State Circuits, Vol. 43, No. 10, 4639528, 01.10.2008, p. 2239-2250.

Research output: Contribution to journalArticle

TY - JOUR

T1 - Single-ended and differential Ka-B and BiCMOS phased array front-ends

AU - Min, Byung-Wook

AU - Rebeiz, Gabriel M.

PY - 2008/10/1

Y1 - 2008/10/1

N2 - Single-ended and differential phased array front-ends are developed for Ka-band applications using a 0.12 μm SiGe BiCMOS process. The phase shifters are based on CMOS switched delay networks and have 22.5° phase resolution and <4° rms phase error at 35 GHz, and can handle +10 dBm of RF power (P1dB) with a 3rd order intermodulation intercept point (IIP3) of +21 dBm. For the single-ended design, a SiGe low noise amplifier is placed before the CMOS phase shifter, and the LNA/phase shifter results in 11 ± 1.5 dB gain and < 3.4 dB of noise figure (NF), for a total power consumption of only 11 mW. For the differential front-end, a variable gain LNA is also developed and shows 9-20 dB gain and < 1° rms phase imbalance between the eight different gain states. The differential variable gain LNA/phase shifter consumes 33 mW, and results in 10 ± 1.3 dB gain and 3.8 dB of NF. The gain variation is reduced to 9.1 ± 0.45 dB with the variable gain function applied. The single-ended and differential front-ends occupy a small chip area, with a size of 350 × 800 μm2 and 350 × 950 μm 3, respectively, excluding pads. These chips are competitive with GaAs and InP designs, and are building blocks for low-cost millimeter-wave phased array front-ends based on silicon technology.

AB - Single-ended and differential phased array front-ends are developed for Ka-band applications using a 0.12 μm SiGe BiCMOS process. The phase shifters are based on CMOS switched delay networks and have 22.5° phase resolution and <4° rms phase error at 35 GHz, and can handle +10 dBm of RF power (P1dB) with a 3rd order intermodulation intercept point (IIP3) of +21 dBm. For the single-ended design, a SiGe low noise amplifier is placed before the CMOS phase shifter, and the LNA/phase shifter results in 11 ± 1.5 dB gain and < 3.4 dB of noise figure (NF), for a total power consumption of only 11 mW. For the differential front-end, a variable gain LNA is also developed and shows 9-20 dB gain and < 1° rms phase imbalance between the eight different gain states. The differential variable gain LNA/phase shifter consumes 33 mW, and results in 10 ± 1.3 dB gain and 3.8 dB of NF. The gain variation is reduced to 9.1 ± 0.45 dB with the variable gain function applied. The single-ended and differential front-ends occupy a small chip area, with a size of 350 × 800 μm2 and 350 × 950 μm 3, respectively, excluding pads. These chips are competitive with GaAs and InP designs, and are building blocks for low-cost millimeter-wave phased array front-ends based on silicon technology.

UR - http://www.scopus.com/inward/record.url?scp=54049115140&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=54049115140&partnerID=8YFLogxK

U2 - 10.1109/JSSC.2008.2004336

DO - 10.1109/JSSC.2008.2004336

M3 - Article

AN - SCOPUS:54049115140

VL - 43

SP - 2239

EP - 2250

JO - IEEE Journal of Solid-State Circuits

JF - IEEE Journal of Solid-State Circuits

SN - 0018-9200

IS - 10

M1 - 4639528

ER -