Slope interconnect effort: Gate-interconnect interdependent delay modeling for early CMOS circuit simulation

Myeong Eun Hwang, Seong Ook Jung, Kaushik Roy

Research output: Contribution to journalArticle

15 Citations (Scopus)

Abstract

We propose an analytical closed-form gate-interconnect interdependent delay model that accounts for the dynamic behavior of signal slope across different regions of operation. In the presence of interconnects, the gate driver influences the input slope of the driven wire affecting the interconnect delay, and the driven wire acts as a parasitic load to the driver affecting the gate delay. Hence, it is essential to consider their interdependence for an accurate estimation of the circuit delay. The proposed model converts a signal slope into its effective fan-out for a simple yet accurate delay estimation. Simulations show that, for ISCAS benchmark circuits, our framework exhibits an error of < 5.3% at each stage and < 4.3% for the path delay with a speedup of three orders of magnitude over HSPICE at the 130-nm technology node. Two test chips have been fabricated in 90- and 65-nm CMOS technologies to verify the effectiveness of the proposed model. Measured results show that, for a wide range of interconnect lengths (2000 and 1400 μm) and geometries, the proposed model predicts the circuit delay with an error of 5.7% at a supply voltage of Vdd = 1.2 V and 4.8% at Vdd = 0.3 V.

Original languageEnglish
Pages (from-to)1428-1441
Number of pages14
JournalIEEE Transactions on Circuits and Systems I: Regular Papers
Volume56
Issue number7
DOIs
Publication statusPublished - 2009 Jul 30

Fingerprint

Circuit simulation
Delay circuits
Wire
Fans
Geometry
Networks (circuits)
Electric potential

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering

Cite this

@article{e0677402b6d44f22bebd252b9eb13682,
title = "Slope interconnect effort: Gate-interconnect interdependent delay modeling for early CMOS circuit simulation",
abstract = "We propose an analytical closed-form gate-interconnect interdependent delay model that accounts for the dynamic behavior of signal slope across different regions of operation. In the presence of interconnects, the gate driver influences the input slope of the driven wire affecting the interconnect delay, and the driven wire acts as a parasitic load to the driver affecting the gate delay. Hence, it is essential to consider their interdependence for an accurate estimation of the circuit delay. The proposed model converts a signal slope into its effective fan-out for a simple yet accurate delay estimation. Simulations show that, for ISCAS benchmark circuits, our framework exhibits an error of < 5.3{\%} at each stage and < 4.3{\%} for the path delay with a speedup of three orders of magnitude over HSPICE at the 130-nm technology node. Two test chips have been fabricated in 90- and 65-nm CMOS technologies to verify the effectiveness of the proposed model. Measured results show that, for a wide range of interconnect lengths (2000 and 1400 μm) and geometries, the proposed model predicts the circuit delay with an error of 5.7{\%} at a supply voltage of Vdd = 1.2 V and 4.8{\%} at Vdd = 0.3 V.",
author = "Hwang, {Myeong Eun} and Jung, {Seong Ook} and Kaushik Roy",
year = "2009",
month = "7",
day = "30",
doi = "10.1109/TCSI.2008.2006217",
language = "English",
volume = "56",
pages = "1428--1441",
journal = "IEEE Transactions on Circuits and Systems I: Regular Papers",
issn = "1549-8328",
number = "7",

}

Slope interconnect effort : Gate-interconnect interdependent delay modeling for early CMOS circuit simulation. / Hwang, Myeong Eun; Jung, Seong Ook; Roy, Kaushik.

In: IEEE Transactions on Circuits and Systems I: Regular Papers, Vol. 56, No. 7, 30.07.2009, p. 1428-1441.

Research output: Contribution to journalArticle

TY - JOUR

T1 - Slope interconnect effort

T2 - Gate-interconnect interdependent delay modeling for early CMOS circuit simulation

AU - Hwang, Myeong Eun

AU - Jung, Seong Ook

AU - Roy, Kaushik

PY - 2009/7/30

Y1 - 2009/7/30

N2 - We propose an analytical closed-form gate-interconnect interdependent delay model that accounts for the dynamic behavior of signal slope across different regions of operation. In the presence of interconnects, the gate driver influences the input slope of the driven wire affecting the interconnect delay, and the driven wire acts as a parasitic load to the driver affecting the gate delay. Hence, it is essential to consider their interdependence for an accurate estimation of the circuit delay. The proposed model converts a signal slope into its effective fan-out for a simple yet accurate delay estimation. Simulations show that, for ISCAS benchmark circuits, our framework exhibits an error of < 5.3% at each stage and < 4.3% for the path delay with a speedup of three orders of magnitude over HSPICE at the 130-nm technology node. Two test chips have been fabricated in 90- and 65-nm CMOS technologies to verify the effectiveness of the proposed model. Measured results show that, for a wide range of interconnect lengths (2000 and 1400 μm) and geometries, the proposed model predicts the circuit delay with an error of 5.7% at a supply voltage of Vdd = 1.2 V and 4.8% at Vdd = 0.3 V.

AB - We propose an analytical closed-form gate-interconnect interdependent delay model that accounts for the dynamic behavior of signal slope across different regions of operation. In the presence of interconnects, the gate driver influences the input slope of the driven wire affecting the interconnect delay, and the driven wire acts as a parasitic load to the driver affecting the gate delay. Hence, it is essential to consider their interdependence for an accurate estimation of the circuit delay. The proposed model converts a signal slope into its effective fan-out for a simple yet accurate delay estimation. Simulations show that, for ISCAS benchmark circuits, our framework exhibits an error of < 5.3% at each stage and < 4.3% for the path delay with a speedup of three orders of magnitude over HSPICE at the 130-nm technology node. Two test chips have been fabricated in 90- and 65-nm CMOS technologies to verify the effectiveness of the proposed model. Measured results show that, for a wide range of interconnect lengths (2000 and 1400 μm) and geometries, the proposed model predicts the circuit delay with an error of 5.7% at a supply voltage of Vdd = 1.2 V and 4.8% at Vdd = 0.3 V.

UR - http://www.scopus.com/inward/record.url?scp=67651156228&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=67651156228&partnerID=8YFLogxK

U2 - 10.1109/TCSI.2008.2006217

DO - 10.1109/TCSI.2008.2006217

M3 - Article

AN - SCOPUS:67651156228

VL - 56

SP - 1428

EP - 1441

JO - IEEE Transactions on Circuits and Systems I: Regular Papers

JF - IEEE Transactions on Circuits and Systems I: Regular Papers

SN - 1549-8328

IS - 7

ER -