Slope interconnect effort: Gate-interconnect interdependentdelay model for CMOS logic gates

Myeong Eun Hwang, Seong Ook Jung, Kaushik Roy

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Citation (Scopus)

Fingerprint

Dive into the research topics of 'Slope interconnect effort: Gate-interconnect interdependentdelay model for CMOS logic gates'. Together they form a unique fingerprint.

Engineering & Materials Science