SRAM bitcell design for low voltage operation in deep submicron technologies

Young Hwi Yang, Jisu Kim, Hyunkook Park, Joseph Wang, Geoffrey Yeap, Seong Ook Jung

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Citation (Scopus)

Abstract

As technology scales down, an increasing number of transistors can be integrated into a single chip but process variation becomes more serious. SRAM is one of the key components in a SoC and it occupies a large portion of the SoC. Thus, the SRAM bitcell is typically designed using very small transistors for high integration, which limits the minimum operating voltage (V CCmin) of the SoC because of the large threshold voltage (V th) mismatch between paired transistors caused by small feature size. As process technology scales down to sub-32nm technology, the 6T SRAM bitcell that is currently used may not achieve proper stability, write-ability, and read-ability at the required operating voltage. In this paper, several approaches are investigated to resolve the issue, such as upsized 6T SRAM bitcell, 8T SRAM bitcell, read- and write-preferred bitcells, and read- and write-assist circuits. HSPICE simulations are performed using PTM 32nm model parameters.

Original languageEnglish
Title of host publication2011 IEEE International Conference on Integrated Circuit Design and Technology, ICICDT 2011
DOIs
Publication statusPublished - 2011 Jun 24
Event2011 IEEE International Conference on Integrated Circuit Design and Technology, ICICDT 2011 - Kaohsiung, Taiwan, Province of China
Duration: 2011 May 22011 May 4

Other

Other2011 IEEE International Conference on Integrated Circuit Design and Technology, ICICDT 2011
CountryTaiwan, Province of China
CityKaohsiung
Period11/5/211/5/4

Fingerprint

Static random access storage
Electric potential
Transistors
Pulse time modulation
Threshold voltage
Networks (circuits)
System-on-chip

All Science Journal Classification (ASJC) codes

  • Hardware and Architecture
  • Electrical and Electronic Engineering

Cite this

Yang, Y. H., Kim, J., Park, H., Wang, J., Yeap, G., & Jung, S. O. (2011). SRAM bitcell design for low voltage operation in deep submicron technologies. In 2011 IEEE International Conference on Integrated Circuit Design and Technology, ICICDT 2011 [5783219] https://doi.org/10.1109/ICICDT.2011.5783219
Yang, Young Hwi ; Kim, Jisu ; Park, Hyunkook ; Wang, Joseph ; Yeap, Geoffrey ; Jung, Seong Ook. / SRAM bitcell design for low voltage operation in deep submicron technologies. 2011 IEEE International Conference on Integrated Circuit Design and Technology, ICICDT 2011. 2011.
@inproceedings{c451dcd72f53441487695c55ac4a57ad,
title = "SRAM bitcell design for low voltage operation in deep submicron technologies",
abstract = "As technology scales down, an increasing number of transistors can be integrated into a single chip but process variation becomes more serious. SRAM is one of the key components in a SoC and it occupies a large portion of the SoC. Thus, the SRAM bitcell is typically designed using very small transistors for high integration, which limits the minimum operating voltage (V CCmin) of the SoC because of the large threshold voltage (V th) mismatch between paired transistors caused by small feature size. As process technology scales down to sub-32nm technology, the 6T SRAM bitcell that is currently used may not achieve proper stability, write-ability, and read-ability at the required operating voltage. In this paper, several approaches are investigated to resolve the issue, such as upsized 6T SRAM bitcell, 8T SRAM bitcell, read- and write-preferred bitcells, and read- and write-assist circuits. HSPICE simulations are performed using PTM 32nm model parameters.",
author = "Yang, {Young Hwi} and Jisu Kim and Hyunkook Park and Joseph Wang and Geoffrey Yeap and Jung, {Seong Ook}",
year = "2011",
month = "6",
day = "24",
doi = "10.1109/ICICDT.2011.5783219",
language = "English",
isbn = "9781424490202",
booktitle = "2011 IEEE International Conference on Integrated Circuit Design and Technology, ICICDT 2011",

}

Yang, YH, Kim, J, Park, H, Wang, J, Yeap, G & Jung, SO 2011, SRAM bitcell design for low voltage operation in deep submicron technologies. in 2011 IEEE International Conference on Integrated Circuit Design and Technology, ICICDT 2011., 5783219, 2011 IEEE International Conference on Integrated Circuit Design and Technology, ICICDT 2011, Kaohsiung, Taiwan, Province of China, 11/5/2. https://doi.org/10.1109/ICICDT.2011.5783219

SRAM bitcell design for low voltage operation in deep submicron technologies. / Yang, Young Hwi; Kim, Jisu; Park, Hyunkook; Wang, Joseph; Yeap, Geoffrey; Jung, Seong Ook.

2011 IEEE International Conference on Integrated Circuit Design and Technology, ICICDT 2011. 2011. 5783219.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - SRAM bitcell design for low voltage operation in deep submicron technologies

AU - Yang, Young Hwi

AU - Kim, Jisu

AU - Park, Hyunkook

AU - Wang, Joseph

AU - Yeap, Geoffrey

AU - Jung, Seong Ook

PY - 2011/6/24

Y1 - 2011/6/24

N2 - As technology scales down, an increasing number of transistors can be integrated into a single chip but process variation becomes more serious. SRAM is one of the key components in a SoC and it occupies a large portion of the SoC. Thus, the SRAM bitcell is typically designed using very small transistors for high integration, which limits the minimum operating voltage (V CCmin) of the SoC because of the large threshold voltage (V th) mismatch between paired transistors caused by small feature size. As process technology scales down to sub-32nm technology, the 6T SRAM bitcell that is currently used may not achieve proper stability, write-ability, and read-ability at the required operating voltage. In this paper, several approaches are investigated to resolve the issue, such as upsized 6T SRAM bitcell, 8T SRAM bitcell, read- and write-preferred bitcells, and read- and write-assist circuits. HSPICE simulations are performed using PTM 32nm model parameters.

AB - As technology scales down, an increasing number of transistors can be integrated into a single chip but process variation becomes more serious. SRAM is one of the key components in a SoC and it occupies a large portion of the SoC. Thus, the SRAM bitcell is typically designed using very small transistors for high integration, which limits the minimum operating voltage (V CCmin) of the SoC because of the large threshold voltage (V th) mismatch between paired transistors caused by small feature size. As process technology scales down to sub-32nm technology, the 6T SRAM bitcell that is currently used may not achieve proper stability, write-ability, and read-ability at the required operating voltage. In this paper, several approaches are investigated to resolve the issue, such as upsized 6T SRAM bitcell, 8T SRAM bitcell, read- and write-preferred bitcells, and read- and write-assist circuits. HSPICE simulations are performed using PTM 32nm model parameters.

UR - http://www.scopus.com/inward/record.url?scp=79959347465&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=79959347465&partnerID=8YFLogxK

U2 - 10.1109/ICICDT.2011.5783219

DO - 10.1109/ICICDT.2011.5783219

M3 - Conference contribution

SN - 9781424490202

BT - 2011 IEEE International Conference on Integrated Circuit Design and Technology, ICICDT 2011

ER -

Yang YH, Kim J, Park H, Wang J, Yeap G, Jung SO. SRAM bitcell design for low voltage operation in deep submicron technologies. In 2011 IEEE International Conference on Integrated Circuit Design and Technology, ICICDT 2011. 2011. 5783219 https://doi.org/10.1109/ICICDT.2011.5783219