Statistical simulation methodology for sub-100nm memory design

H. Nho, S. S. Yoon, S. Wong, S. O. Jung

Research output: Contribution to journalArticle

4 Citations (Scopus)

Abstract

A new statistical simulation methodology under process variations in deep sub-micron technology is described. By dividing the overall memory system into sub-blocks and running Monte Carlo simulations locally, significant reduction in the statistical simulation time is achieved. A novel methodology to combine the simulation results and accurately predict the read access failure of the overall system is also presented. This allows allocation of design margins and setting of design guidelines for each sub-block in the early design stage.

Original languageEnglish
Pages (from-to)869-870
Number of pages2
JournalElectronics Letters
Volume43
Issue number16
DOIs
Publication statusPublished - 2007

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering

Fingerprint Dive into the research topics of 'Statistical simulation methodology for sub-100nm memory design'. Together they form a unique fingerprint.

  • Cite this