STT-MRAM sensing circuit with self-body biasing in deep submicron technologies

Jisu Kim, Kyungho Ryu, Jung Pill Kim, Seung H. Kang, Seong Ook Jung

Research output: Contribution to journalArticle

19 Citations (Scopus)

Abstract

Conventional spin transfer torque MRAM sensing circuits suffer from a small sensing margin and a large sensing margin variation in deep submicron technologies. The small sensing margin issue becomes worse in the low-leakage process technology due to the higher threshold voltage. In this brief, the self-body biasing (self-BB) scheme is proposed to resolve the small sensing margin issue. In the self-BB scheme, the threshold voltage of load pMOS is adaptively controlled by body bias. Although leakage current flows through the body due to the positive junction bias voltage, it is well suppressed to less than 1% (0.3 μ A) of the sensing current and flows only during the sensing operation. To reduce large sensing margin variation, the source degeneration scheme with the longer channel length is used for the load pMOS. The HSPICE simulation results obtained using low-leakage 45-nm model parameters show that the proposed sensing circuit achieves a probability of the read access pass yield (PRAPY-Memory) of 100%, whereas the sensing circuit without BB scheme has an P RAPY-Memory of 5.8% for a 32-Mb memory with a sensing time of 2 ns.

Original languageEnglish
Article number6572854
Pages (from-to)1630-1634
Number of pages5
JournalIEEE Transactions on Very Large Scale Integration (VLSI) Systems
Volume22
Issue number7
DOIs
Publication statusPublished - 2014 Jul

Fingerprint

Threshold voltage
Data storage equipment
Networks (circuits)
Bias voltage
Leakage currents
Torque

All Science Journal Classification (ASJC) codes

  • Software
  • Hardware and Architecture
  • Electrical and Electronic Engineering

Cite this

Kim, Jisu ; Ryu, Kyungho ; Kim, Jung Pill ; Kang, Seung H. ; Jung, Seong Ook. / STT-MRAM sensing circuit with self-body biasing in deep submicron technologies. In: IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 2014 ; Vol. 22, No. 7. pp. 1630-1634.
@article{caa45cf7e80842218bd31f1db4cc009f,
title = "STT-MRAM sensing circuit with self-body biasing in deep submicron technologies",
abstract = "Conventional spin transfer torque MRAM sensing circuits suffer from a small sensing margin and a large sensing margin variation in deep submicron technologies. The small sensing margin issue becomes worse in the low-leakage process technology due to the higher threshold voltage. In this brief, the self-body biasing (self-BB) scheme is proposed to resolve the small sensing margin issue. In the self-BB scheme, the threshold voltage of load pMOS is adaptively controlled by body bias. Although leakage current flows through the body due to the positive junction bias voltage, it is well suppressed to less than 1{\%} (0.3 μ A) of the sensing current and flows only during the sensing operation. To reduce large sensing margin variation, the source degeneration scheme with the longer channel length is used for the load pMOS. The HSPICE simulation results obtained using low-leakage 45-nm model parameters show that the proposed sensing circuit achieves a probability of the read access pass yield (PRAPY-Memory) of 100{\%}, whereas the sensing circuit without BB scheme has an P RAPY-Memory of 5.8{\%} for a 32-Mb memory with a sensing time of 2 ns.",
author = "Jisu Kim and Kyungho Ryu and Kim, {Jung Pill} and Kang, {Seung H.} and Jung, {Seong Ook}",
year = "2014",
month = "7",
doi = "10.1109/TVLSI.2013.2272587",
language = "English",
volume = "22",
pages = "1630--1634",
journal = "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
issn = "1063-8210",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "7",

}

STT-MRAM sensing circuit with self-body biasing in deep submicron technologies. / Kim, Jisu; Ryu, Kyungho; Kim, Jung Pill; Kang, Seung H.; Jung, Seong Ook.

In: IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 22, No. 7, 6572854, 07.2014, p. 1630-1634.

Research output: Contribution to journalArticle

TY - JOUR

T1 - STT-MRAM sensing circuit with self-body biasing in deep submicron technologies

AU - Kim, Jisu

AU - Ryu, Kyungho

AU - Kim, Jung Pill

AU - Kang, Seung H.

AU - Jung, Seong Ook

PY - 2014/7

Y1 - 2014/7

N2 - Conventional spin transfer torque MRAM sensing circuits suffer from a small sensing margin and a large sensing margin variation in deep submicron technologies. The small sensing margin issue becomes worse in the low-leakage process technology due to the higher threshold voltage. In this brief, the self-body biasing (self-BB) scheme is proposed to resolve the small sensing margin issue. In the self-BB scheme, the threshold voltage of load pMOS is adaptively controlled by body bias. Although leakage current flows through the body due to the positive junction bias voltage, it is well suppressed to less than 1% (0.3 μ A) of the sensing current and flows only during the sensing operation. To reduce large sensing margin variation, the source degeneration scheme with the longer channel length is used for the load pMOS. The HSPICE simulation results obtained using low-leakage 45-nm model parameters show that the proposed sensing circuit achieves a probability of the read access pass yield (PRAPY-Memory) of 100%, whereas the sensing circuit without BB scheme has an P RAPY-Memory of 5.8% for a 32-Mb memory with a sensing time of 2 ns.

AB - Conventional spin transfer torque MRAM sensing circuits suffer from a small sensing margin and a large sensing margin variation in deep submicron technologies. The small sensing margin issue becomes worse in the low-leakage process technology due to the higher threshold voltage. In this brief, the self-body biasing (self-BB) scheme is proposed to resolve the small sensing margin issue. In the self-BB scheme, the threshold voltage of load pMOS is adaptively controlled by body bias. Although leakage current flows through the body due to the positive junction bias voltage, it is well suppressed to less than 1% (0.3 μ A) of the sensing current and flows only during the sensing operation. To reduce large sensing margin variation, the source degeneration scheme with the longer channel length is used for the load pMOS. The HSPICE simulation results obtained using low-leakage 45-nm model parameters show that the proposed sensing circuit achieves a probability of the read access pass yield (PRAPY-Memory) of 100%, whereas the sensing circuit without BB scheme has an P RAPY-Memory of 5.8% for a 32-Mb memory with a sensing time of 2 ns.

UR - http://www.scopus.com/inward/record.url?scp=84903692535&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84903692535&partnerID=8YFLogxK

U2 - 10.1109/TVLSI.2013.2272587

DO - 10.1109/TVLSI.2013.2272587

M3 - Article

AN - SCOPUS:84903692535

VL - 22

SP - 1630

EP - 1634

JO - IEEE Transactions on Very Large Scale Integration (VLSI) Systems

JF - IEEE Transactions on Very Large Scale Integration (VLSI) Systems

SN - 1063-8210

IS - 7

M1 - 6572854

ER -