Surface-modified high-k oxide gate dielectrics for low-voltage high-performance pentacene thin-film transistors

Chang Su Kim, Sung Jin Jo, Sung Won Lee, Woo Jin Kim, Hong Koo Baik, Se Jong Lee

Research output: Contribution to journalArticle

52 Citations (Scopus)

Abstract

In this study, pentacene thin-film transistors (TFTs) operating at low voltages with high mobilities and low leakage currents are successfully fabricated by the surface modification of the CeO2-SiO2 gate dielectrics. The surface of the gate dielectric plays a crucial role in determining the performance and electrical reliability of the pentacene TFTs. Nearly hysteresis-free transistors are obtained by passivating the devices with appropriate polymeric dielectrics. After coating with poly(4-vinylphenol) (PVP), the reduced roughness of the surface induces the formation of uniform and large pentacene grains; moreover, -OH groups on CeO2-SiO2 are terminated by C6H5, resulting in the formation of a more hydrophobia surface. Enhanced pentacene quality and reduced hysteresis is observed in current-voltage (I-V) measurements of the PVP-coated pentacene TFTs. Since grain boundaries and -OH groups are believed to act as electron traps, an OH-free and smooth gate dielectric leads to a low trap density at the interface between the pentacene and the gate dielectric. The realization of electrically stable devices that can be operated at low voltages makes the OTFTs excellent candidates for future flexible displays and electronics applications.

Original languageEnglish
Pages (from-to)958-962
Number of pages5
JournalAdvanced Functional Materials
Volume17
Issue number6
DOIs
Publication statusPublished - 2007 Apr 16

Fingerprint

Gate dielectrics
Thin film transistors
low voltage
Oxides
transistors
oxides
Electric potential
thin films
Hysteresis
Flexible displays
Flexible electronics
Electron traps
hysteresis
traps
Voltage measurement
Electric current measurement
Leakage currents
Surface treatment
Transistors
Grain boundaries

All Science Journal Classification (ASJC) codes

  • Chemistry(all)
  • Materials Science(all)
  • Condensed Matter Physics

Cite this

Kim, Chang Su ; Jo, Sung Jin ; Lee, Sung Won ; Kim, Woo Jin ; Baik, Hong Koo ; Lee, Se Jong. / Surface-modified high-k oxide gate dielectrics for low-voltage high-performance pentacene thin-film transistors. In: Advanced Functional Materials. 2007 ; Vol. 17, No. 6. pp. 958-962.
@article{1740ad736a4a43588e932c0be7eed144,
title = "Surface-modified high-k oxide gate dielectrics for low-voltage high-performance pentacene thin-film transistors",
abstract = "In this study, pentacene thin-film transistors (TFTs) operating at low voltages with high mobilities and low leakage currents are successfully fabricated by the surface modification of the CeO2-SiO2 gate dielectrics. The surface of the gate dielectric plays a crucial role in determining the performance and electrical reliability of the pentacene TFTs. Nearly hysteresis-free transistors are obtained by passivating the devices with appropriate polymeric dielectrics. After coating with poly(4-vinylphenol) (PVP), the reduced roughness of the surface induces the formation of uniform and large pentacene grains; moreover, -OH groups on CeO2-SiO2 are terminated by C6H5, resulting in the formation of a more hydrophobia surface. Enhanced pentacene quality and reduced hysteresis is observed in current-voltage (I-V) measurements of the PVP-coated pentacene TFTs. Since grain boundaries and -OH groups are believed to act as electron traps, an OH-free and smooth gate dielectric leads to a low trap density at the interface between the pentacene and the gate dielectric. The realization of electrically stable devices that can be operated at low voltages makes the OTFTs excellent candidates for future flexible displays and electronics applications.",
author = "Kim, {Chang Su} and Jo, {Sung Jin} and Lee, {Sung Won} and Kim, {Woo Jin} and Baik, {Hong Koo} and Lee, {Se Jong}",
year = "2007",
month = "4",
day = "16",
doi = "10.1002/adfm.200600747",
language = "English",
volume = "17",
pages = "958--962",
journal = "Advanced Functional Materials",
issn = "1616-301X",
publisher = "Wiley-VCH Verlag",
number = "6",

}

Surface-modified high-k oxide gate dielectrics for low-voltage high-performance pentacene thin-film transistors. / Kim, Chang Su; Jo, Sung Jin; Lee, Sung Won; Kim, Woo Jin; Baik, Hong Koo; Lee, Se Jong.

In: Advanced Functional Materials, Vol. 17, No. 6, 16.04.2007, p. 958-962.

Research output: Contribution to journalArticle

TY - JOUR

T1 - Surface-modified high-k oxide gate dielectrics for low-voltage high-performance pentacene thin-film transistors

AU - Kim, Chang Su

AU - Jo, Sung Jin

AU - Lee, Sung Won

AU - Kim, Woo Jin

AU - Baik, Hong Koo

AU - Lee, Se Jong

PY - 2007/4/16

Y1 - 2007/4/16

N2 - In this study, pentacene thin-film transistors (TFTs) operating at low voltages with high mobilities and low leakage currents are successfully fabricated by the surface modification of the CeO2-SiO2 gate dielectrics. The surface of the gate dielectric plays a crucial role in determining the performance and electrical reliability of the pentacene TFTs. Nearly hysteresis-free transistors are obtained by passivating the devices with appropriate polymeric dielectrics. After coating with poly(4-vinylphenol) (PVP), the reduced roughness of the surface induces the formation of uniform and large pentacene grains; moreover, -OH groups on CeO2-SiO2 are terminated by C6H5, resulting in the formation of a more hydrophobia surface. Enhanced pentacene quality and reduced hysteresis is observed in current-voltage (I-V) measurements of the PVP-coated pentacene TFTs. Since grain boundaries and -OH groups are believed to act as electron traps, an OH-free and smooth gate dielectric leads to a low trap density at the interface between the pentacene and the gate dielectric. The realization of electrically stable devices that can be operated at low voltages makes the OTFTs excellent candidates for future flexible displays and electronics applications.

AB - In this study, pentacene thin-film transistors (TFTs) operating at low voltages with high mobilities and low leakage currents are successfully fabricated by the surface modification of the CeO2-SiO2 gate dielectrics. The surface of the gate dielectric plays a crucial role in determining the performance and electrical reliability of the pentacene TFTs. Nearly hysteresis-free transistors are obtained by passivating the devices with appropriate polymeric dielectrics. After coating with poly(4-vinylphenol) (PVP), the reduced roughness of the surface induces the formation of uniform and large pentacene grains; moreover, -OH groups on CeO2-SiO2 are terminated by C6H5, resulting in the formation of a more hydrophobia surface. Enhanced pentacene quality and reduced hysteresis is observed in current-voltage (I-V) measurements of the PVP-coated pentacene TFTs. Since grain boundaries and -OH groups are believed to act as electron traps, an OH-free and smooth gate dielectric leads to a low trap density at the interface between the pentacene and the gate dielectric. The realization of electrically stable devices that can be operated at low voltages makes the OTFTs excellent candidates for future flexible displays and electronics applications.

UR - http://www.scopus.com/inward/record.url?scp=34248579664&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=34248579664&partnerID=8YFLogxK

U2 - 10.1002/adfm.200600747

DO - 10.1002/adfm.200600747

M3 - Article

AN - SCOPUS:34248579664

VL - 17

SP - 958

EP - 962

JO - Advanced Functional Materials

JF - Advanced Functional Materials

SN - 1616-301X

IS - 6

ER -