Surface preparation for transistor performance improvement in triple gate oxide integration

Sang Woo Lim, Brian Winstead

Research output: Contribution to journalArticle

1 Citation (Scopus)

Abstract

Fabrication of current high-performance metal-oxide-semiconductor field effect transistors (MOSFETs) requires a multiple gate oxide integration to obtain different oxide thicknesses and applied voltages. However, channel mobility and drive current are degraded as the number of oxide growth and etching steps increases during the multiple gate oxide integration. In multiple gate oxide integration, a shorter overetch time with a more dilute HF solution for the removal of preexisting oxides exhibits improved surface mobility and transistor drive current resulting from the suppression of surface roughness deterioration. The elimination of SC1 cleaning or the addition of a lower-temperature dilute SC1 cleaning in the pregate cleaning sequence also produces improved transistor mobility. Considering that the addition of SC1 cleaning in the pregate cleaning sequence is needed to remove particles on the surface, the use of a dilute SC1 cleaning may be a realistic method to achieve both improvement of transistor performance and removal of particles. Mobility and drive current of nMOSFETs are found to be more sensitive to surface preparation changes than pMOSFETs, which may be explained by the closer proximity of electrons to the Si/SiO2 interface compared to holes.

Original languageEnglish
JournalJournal of the Electrochemical Society
Volume152
Issue number9
DOIs
Publication statusPublished - 2005 Oct 7

Fingerprint

Gates (transistor)
Oxides
cleaning
Cleaning
Transistors
transistors
preparation
oxides
MOSFET devices
deterioration
metal oxide semiconductors
Deterioration
high current
proximity
elimination
Etching
surface roughness
field effect transistors
Surface roughness
retarding

All Science Journal Classification (ASJC) codes

  • Electronic, Optical and Magnetic Materials
  • Renewable Energy, Sustainability and the Environment
  • Condensed Matter Physics
  • Surfaces, Coatings and Films
  • Materials Chemistry
  • Electrochemistry

Cite this

@article{6ed58103f63d4eb39957c138a7455290,
title = "Surface preparation for transistor performance improvement in triple gate oxide integration",
abstract = "Fabrication of current high-performance metal-oxide-semiconductor field effect transistors (MOSFETs) requires a multiple gate oxide integration to obtain different oxide thicknesses and applied voltages. However, channel mobility and drive current are degraded as the number of oxide growth and etching steps increases during the multiple gate oxide integration. In multiple gate oxide integration, a shorter overetch time with a more dilute HF solution for the removal of preexisting oxides exhibits improved surface mobility and transistor drive current resulting from the suppression of surface roughness deterioration. The elimination of SC1 cleaning or the addition of a lower-temperature dilute SC1 cleaning in the pregate cleaning sequence also produces improved transistor mobility. Considering that the addition of SC1 cleaning in the pregate cleaning sequence is needed to remove particles on the surface, the use of a dilute SC1 cleaning may be a realistic method to achieve both improvement of transistor performance and removal of particles. Mobility and drive current of nMOSFETs are found to be more sensitive to surface preparation changes than pMOSFETs, which may be explained by the closer proximity of electrons to the Si/SiO2 interface compared to holes.",
author = "Lim, {Sang Woo} and Brian Winstead",
year = "2005",
month = "10",
day = "7",
doi = "10.1149/1.1973245",
language = "English",
volume = "152",
journal = "Journal of the Electrochemical Society",
issn = "0013-4651",
publisher = "Electrochemical Society, Inc.",
number = "9",

}

Surface preparation for transistor performance improvement in triple gate oxide integration. / Lim, Sang Woo; Winstead, Brian.

In: Journal of the Electrochemical Society, Vol. 152, No. 9, 07.10.2005.

Research output: Contribution to journalArticle

TY - JOUR

T1 - Surface preparation for transistor performance improvement in triple gate oxide integration

AU - Lim, Sang Woo

AU - Winstead, Brian

PY - 2005/10/7

Y1 - 2005/10/7

N2 - Fabrication of current high-performance metal-oxide-semiconductor field effect transistors (MOSFETs) requires a multiple gate oxide integration to obtain different oxide thicknesses and applied voltages. However, channel mobility and drive current are degraded as the number of oxide growth and etching steps increases during the multiple gate oxide integration. In multiple gate oxide integration, a shorter overetch time with a more dilute HF solution for the removal of preexisting oxides exhibits improved surface mobility and transistor drive current resulting from the suppression of surface roughness deterioration. The elimination of SC1 cleaning or the addition of a lower-temperature dilute SC1 cleaning in the pregate cleaning sequence also produces improved transistor mobility. Considering that the addition of SC1 cleaning in the pregate cleaning sequence is needed to remove particles on the surface, the use of a dilute SC1 cleaning may be a realistic method to achieve both improvement of transistor performance and removal of particles. Mobility and drive current of nMOSFETs are found to be more sensitive to surface preparation changes than pMOSFETs, which may be explained by the closer proximity of electrons to the Si/SiO2 interface compared to holes.

AB - Fabrication of current high-performance metal-oxide-semiconductor field effect transistors (MOSFETs) requires a multiple gate oxide integration to obtain different oxide thicknesses and applied voltages. However, channel mobility and drive current are degraded as the number of oxide growth and etching steps increases during the multiple gate oxide integration. In multiple gate oxide integration, a shorter overetch time with a more dilute HF solution for the removal of preexisting oxides exhibits improved surface mobility and transistor drive current resulting from the suppression of surface roughness deterioration. The elimination of SC1 cleaning or the addition of a lower-temperature dilute SC1 cleaning in the pregate cleaning sequence also produces improved transistor mobility. Considering that the addition of SC1 cleaning in the pregate cleaning sequence is needed to remove particles on the surface, the use of a dilute SC1 cleaning may be a realistic method to achieve both improvement of transistor performance and removal of particles. Mobility and drive current of nMOSFETs are found to be more sensitive to surface preparation changes than pMOSFETs, which may be explained by the closer proximity of electrons to the Si/SiO2 interface compared to holes.

UR - http://www.scopus.com/inward/record.url?scp=25644439072&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=25644439072&partnerID=8YFLogxK

U2 - 10.1149/1.1973245

DO - 10.1149/1.1973245

M3 - Article

AN - SCOPUS:25644439072

VL - 152

JO - Journal of the Electrochemical Society

JF - Journal of the Electrochemical Society

SN - 0013-4651

IS - 9

ER -