Symmetrical dense disparity estimation

Algorithms and FPGAs implementation

Chonghun Roh, Taehyun Ha, Sungsik Kim, Jaeseok Kim

Research output: Chapter in Book/Report/Conference proceedingConference contribution

7 Citations (Scopus)

Abstract

In this paper, we propose new algorithms of window-based disparity estimation- 'bi-level window refinement' and 'Symmetrical Search', and modify conventional fast algorithm- 'Partial Sum Approach'. With these algorithms, we can achieve 1600MDPS with implementing to FPGAs using 10% of FPGAs area, and it can generate dense disparity map which has size of maximum 1024 by 1024 and frame rate of 47 frames per second. It is 20 times as fast as the disparity estimator used in these days. Our disparity map is smooth in planar area, but detail in discontinuous area. In this paper, we will show the process for implementation and compare the result with conventional algorithms for hardware, as well as complicate algorithms for software. We have confirmed the proper qualitative performance for IVR in processing the experiments in the end.

Original languageEnglish
Title of host publication2004 IEEE International Symposium on Consumer Electronics - Proceedings
Pages452-456
Number of pages5
Publication statusPublished - 2004 Dec 27
Event2004 IEEE International Symposium on Consumer Electronics - Proceedings - Reading, United Kingdom
Duration: 2004 Sep 12004 Sep 3

Publication series

Name2004 IEEE International Symposium on Consumer Electronics - Proceedings

Other

Other2004 IEEE International Symposium on Consumer Electronics - Proceedings
CountryUnited Kingdom
CityReading
Period04/9/104/9/3

Fingerprint

Field programmable gate arrays (FPGA)
Hardware
Processing
Experiments

All Science Journal Classification (ASJC) codes

  • Engineering(all)

Cite this

Roh, C., Ha, T., Kim, S., & Kim, J. (2004). Symmetrical dense disparity estimation: Algorithms and FPGAs implementation. In 2004 IEEE International Symposium on Consumer Electronics - Proceedings (pp. 452-456). (2004 IEEE International Symposium on Consumer Electronics - Proceedings).
Roh, Chonghun ; Ha, Taehyun ; Kim, Sungsik ; Kim, Jaeseok. / Symmetrical dense disparity estimation : Algorithms and FPGAs implementation. 2004 IEEE International Symposium on Consumer Electronics - Proceedings. 2004. pp. 452-456 (2004 IEEE International Symposium on Consumer Electronics - Proceedings).
@inproceedings{6dd1c90354d04ebebc29590f5617dc6a,
title = "Symmetrical dense disparity estimation: Algorithms and FPGAs implementation",
abstract = "In this paper, we propose new algorithms of window-based disparity estimation- 'bi-level window refinement' and 'Symmetrical Search', and modify conventional fast algorithm- 'Partial Sum Approach'. With these algorithms, we can achieve 1600MDPS with implementing to FPGAs using 10{\%} of FPGAs area, and it can generate dense disparity map which has size of maximum 1024 by 1024 and frame rate of 47 frames per second. It is 20 times as fast as the disparity estimator used in these days. Our disparity map is smooth in planar area, but detail in discontinuous area. In this paper, we will show the process for implementation and compare the result with conventional algorithms for hardware, as well as complicate algorithms for software. We have confirmed the proper qualitative performance for IVR in processing the experiments in the end.",
author = "Chonghun Roh and Taehyun Ha and Sungsik Kim and Jaeseok Kim",
year = "2004",
month = "12",
day = "27",
language = "English",
isbn = "0780385276",
series = "2004 IEEE International Symposium on Consumer Electronics - Proceedings",
pages = "452--456",
booktitle = "2004 IEEE International Symposium on Consumer Electronics - Proceedings",

}

Roh, C, Ha, T, Kim, S & Kim, J 2004, Symmetrical dense disparity estimation: Algorithms and FPGAs implementation. in 2004 IEEE International Symposium on Consumer Electronics - Proceedings. 2004 IEEE International Symposium on Consumer Electronics - Proceedings, pp. 452-456, 2004 IEEE International Symposium on Consumer Electronics - Proceedings, Reading, United Kingdom, 04/9/1.

Symmetrical dense disparity estimation : Algorithms and FPGAs implementation. / Roh, Chonghun; Ha, Taehyun; Kim, Sungsik; Kim, Jaeseok.

2004 IEEE International Symposium on Consumer Electronics - Proceedings. 2004. p. 452-456 (2004 IEEE International Symposium on Consumer Electronics - Proceedings).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - Symmetrical dense disparity estimation

T2 - Algorithms and FPGAs implementation

AU - Roh, Chonghun

AU - Ha, Taehyun

AU - Kim, Sungsik

AU - Kim, Jaeseok

PY - 2004/12/27

Y1 - 2004/12/27

N2 - In this paper, we propose new algorithms of window-based disparity estimation- 'bi-level window refinement' and 'Symmetrical Search', and modify conventional fast algorithm- 'Partial Sum Approach'. With these algorithms, we can achieve 1600MDPS with implementing to FPGAs using 10% of FPGAs area, and it can generate dense disparity map which has size of maximum 1024 by 1024 and frame rate of 47 frames per second. It is 20 times as fast as the disparity estimator used in these days. Our disparity map is smooth in planar area, but detail in discontinuous area. In this paper, we will show the process for implementation and compare the result with conventional algorithms for hardware, as well as complicate algorithms for software. We have confirmed the proper qualitative performance for IVR in processing the experiments in the end.

AB - In this paper, we propose new algorithms of window-based disparity estimation- 'bi-level window refinement' and 'Symmetrical Search', and modify conventional fast algorithm- 'Partial Sum Approach'. With these algorithms, we can achieve 1600MDPS with implementing to FPGAs using 10% of FPGAs area, and it can generate dense disparity map which has size of maximum 1024 by 1024 and frame rate of 47 frames per second. It is 20 times as fast as the disparity estimator used in these days. Our disparity map is smooth in planar area, but detail in discontinuous area. In this paper, we will show the process for implementation and compare the result with conventional algorithms for hardware, as well as complicate algorithms for software. We have confirmed the proper qualitative performance for IVR in processing the experiments in the end.

UR - http://www.scopus.com/inward/record.url?scp=10444220856&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=10444220856&partnerID=8YFLogxK

M3 - Conference contribution

SN - 0780385276

T3 - 2004 IEEE International Symposium on Consumer Electronics - Proceedings

SP - 452

EP - 456

BT - 2004 IEEE International Symposium on Consumer Electronics - Proceedings

ER -

Roh C, Ha T, Kim S, Kim J. Symmetrical dense disparity estimation: Algorithms and FPGAs implementation. In 2004 IEEE International Symposium on Consumer Electronics - Proceedings. 2004. p. 452-456. (2004 IEEE International Symposium on Consumer Electronics - Proceedings).