Test pattern generation using a dual MAC unit

Sung Il Bae, Sungchul Yoon, Sangwook Kim, Sungho Kang

Research output: Contribution to journalArticle

Abstract

BIST (built-in self test) is one of the most attractive solutions to test chips at speed. In this paper, we present a new test pattern generation method using the processing units of DSP (digital signal processing). This method utilizes dual MAC (multiply and accumulate) units, which consist of two multipliers and several accumulators, in DSP to generate test patterns. The proposed test pattern generator can generate two test patterns per cycle by using two multiplication processes and an accumulation process. One multiplier has a seed value while another multiplier performs a recursive multiplication. The accumulator performs the addition of two products in order to generate pseudo random test patterns. Consequently, either the two blocks can be tested simultaneously or a block can be tested by using various test-pattern combinations. The results on ISCAS (international symposium, on circuits and systems) benchmark circuits show that the new method can generate test patterns efficiently without LFSRs (linear feedback shift registers).

Original languageEnglish
Pages (from-to)974-981
Number of pages8
JournalJournal of the Korean Physical Society
Volume41
Issue number6
Publication statusPublished - 2002 Dec 1

Fingerprint

multipliers
multiplication
accumulators
test pattern generators
signal processing
self tests
shift registers
seeds
chips
cycles
products

All Science Journal Classification (ASJC) codes

  • Physics and Astronomy(all)

Cite this

Bae, Sung Il ; Yoon, Sungchul ; Kim, Sangwook ; Kang, Sungho. / Test pattern generation using a dual MAC unit. In: Journal of the Korean Physical Society. 2002 ; Vol. 41, No. 6. pp. 974-981.
@article{d0367eef33104690b7e93aa5e067ec3f,
title = "Test pattern generation using a dual MAC unit",
abstract = "BIST (built-in self test) is one of the most attractive solutions to test chips at speed. In this paper, we present a new test pattern generation method using the processing units of DSP (digital signal processing). This method utilizes dual MAC (multiply and accumulate) units, which consist of two multipliers and several accumulators, in DSP to generate test patterns. The proposed test pattern generator can generate two test patterns per cycle by using two multiplication processes and an accumulation process. One multiplier has a seed value while another multiplier performs a recursive multiplication. The accumulator performs the addition of two products in order to generate pseudo random test patterns. Consequently, either the two blocks can be tested simultaneously or a block can be tested by using various test-pattern combinations. The results on ISCAS (international symposium, on circuits and systems) benchmark circuits show that the new method can generate test patterns efficiently without LFSRs (linear feedback shift registers).",
author = "Bae, {Sung Il} and Sungchul Yoon and Sangwook Kim and Sungho Kang",
year = "2002",
month = "12",
day = "1",
language = "English",
volume = "41",
pages = "974--981",
journal = "Journal of the Korean Physical Society",
issn = "0374-4884",
publisher = "Korean Physical Society",
number = "6",

}

Bae, SI, Yoon, S, Kim, S & Kang, S 2002, 'Test pattern generation using a dual MAC unit', Journal of the Korean Physical Society, vol. 41, no. 6, pp. 974-981.

Test pattern generation using a dual MAC unit. / Bae, Sung Il; Yoon, Sungchul; Kim, Sangwook; Kang, Sungho.

In: Journal of the Korean Physical Society, Vol. 41, No. 6, 01.12.2002, p. 974-981.

Research output: Contribution to journalArticle

TY - JOUR

T1 - Test pattern generation using a dual MAC unit

AU - Bae, Sung Il

AU - Yoon, Sungchul

AU - Kim, Sangwook

AU - Kang, Sungho

PY - 2002/12/1

Y1 - 2002/12/1

N2 - BIST (built-in self test) is one of the most attractive solutions to test chips at speed. In this paper, we present a new test pattern generation method using the processing units of DSP (digital signal processing). This method utilizes dual MAC (multiply and accumulate) units, which consist of two multipliers and several accumulators, in DSP to generate test patterns. The proposed test pattern generator can generate two test patterns per cycle by using two multiplication processes and an accumulation process. One multiplier has a seed value while another multiplier performs a recursive multiplication. The accumulator performs the addition of two products in order to generate pseudo random test patterns. Consequently, either the two blocks can be tested simultaneously or a block can be tested by using various test-pattern combinations. The results on ISCAS (international symposium, on circuits and systems) benchmark circuits show that the new method can generate test patterns efficiently without LFSRs (linear feedback shift registers).

AB - BIST (built-in self test) is one of the most attractive solutions to test chips at speed. In this paper, we present a new test pattern generation method using the processing units of DSP (digital signal processing). This method utilizes dual MAC (multiply and accumulate) units, which consist of two multipliers and several accumulators, in DSP to generate test patterns. The proposed test pattern generator can generate two test patterns per cycle by using two multiplication processes and an accumulation process. One multiplier has a seed value while another multiplier performs a recursive multiplication. The accumulator performs the addition of two products in order to generate pseudo random test patterns. Consequently, either the two blocks can be tested simultaneously or a block can be tested by using various test-pattern combinations. The results on ISCAS (international symposium, on circuits and systems) benchmark circuits show that the new method can generate test patterns efficiently without LFSRs (linear feedback shift registers).

UR - http://www.scopus.com/inward/record.url?scp=0036946578&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0036946578&partnerID=8YFLogxK

M3 - Article

AN - SCOPUS:0036946578

VL - 41

SP - 974

EP - 981

JO - Journal of the Korean Physical Society

JF - Journal of the Korean Physical Society

SN - 0374-4884

IS - 6

ER -