Thickness Dependence of Gate Dielectric Layer on Structural and Electrical Characteristics in the Pentacene Thin-Film Transistors

Chang Su Kim, Sung Jin Jo, Sung Won Lee, Woo Jin Kim, Hong Koo Baik, Se Jong Lee

Research output: Contribution to journalArticle

9 Citations (Scopus)


We report on the fabrication of low-voltage pentacene thin-film transistors (TFTs) with CeO2 - SiO2 composite dielectric layers in the thickness range of 20 to 300 nm. The maximum field effect mobility of 0.97 cm2 V s and on/off current ratio of 104 were achieved under a low operating voltage of -2 V from our pentacene TFTs with 50 nm thin CeO2 - SiO2 composite dielectric layer. The capacitance and surface smoothness of the dielectric layer were improved with lowering the dielectric thickness. Pentacene TFTs with thin dielectric layers were thus found to be generally superior to the others with thick dielectric layers in device performance although the dielectric also showed its own thickness limit in enduring the 2 V gate bias. We conclude that there is an optimum dielectric thickness for the most desirable device performance and that our TFTs with the 50 nm thin gate dielectric have demonstrated the performance.

Original languageEnglish
Pages (from-to)H102-H104
JournalJournal of the Electrochemical Society
Issue number2
Publication statusPublished - 2007 Jan 19


All Science Journal Classification (ASJC) codes

  • Electronic, Optical and Magnetic Materials
  • Renewable Energy, Sustainability and the Environment
  • Surfaces, Coatings and Films
  • Electrochemistry
  • Materials Chemistry

Cite this