Threshold voltage shift prediction for gate bias stress on amorphous InGaZnO thin film transistors

Suehye Park; Edward Namkyu Cho; Ilgu Yun

doi:10.1016/j.microrel.2012.07.005

Threshold voltage shift prediction for gate bias stress on amorphous InGaZnO thin film transistors

Suehye Park, Edward Namkyu Cho, Ilgu Yun

Department of Electrical and Electronic Engineering

Research output: Contribution to journal › Article › peer-review

18 Citations (Scopus)

Abstract

The demand for amorphous InGaZnO (a-IGZO) thin film transistors (TFTs) has increased due to the high mobility and suitability for low temperature fabrication. A prediction of the threshold voltage shift (ΔV _th) under bias stress is required for the commercial use of a-IGZO TFTs. We have investigated effects of the channel length and alternating pulse bias (positive and negative gate bias stress in sequence) with different positive gate bias values (V _GS+) on ΔV _th. We found that ΔV _th increases as the channel length decreases or V _GS+ increases, due to the increase in the charge trapping rate. Finally, the degradation behaviors of a-IGZO TFTs are predicted.

Original language	English
Pages (from-to)	2215-2219
Number of pages	5
Journal	Microelectronics Reliability
Volume	52
Issue number	9-10
DOIs	https://doi.org/10.1016/j.microrel.2012.07.005
Publication status	Published - 2012 Sep

Bibliographical note

Funding Information:
This work was supported by Yonsei University, Institute of TMS Information Technology, a Brain Korea 21 program, Korea.

All Science Journal Classification (ASJC) codes

Electronic, Optical and Magnetic Materials
Atomic and Molecular Physics, and Optics
Safety, Risk, Reliability and Quality
Condensed Matter Physics
Surfaces, Coatings and Films
Electrical and Electronic Engineering

Access to Document

10.1016/j.microrel.2012.07.005

Cite this

@article{34679c4e65da4ab4bb44f75e97f3b526,

title = "Threshold voltage shift prediction for gate bias stress on amorphous InGaZnO thin film transistors",

abstract = "The demand for amorphous InGaZnO (a-IGZO) thin film transistors (TFTs) has increased due to the high mobility and suitability for low temperature fabrication. A prediction of the threshold voltage shift (ΔV th) under bias stress is required for the commercial use of a-IGZO TFTs. We have investigated effects of the channel length and alternating pulse bias (positive and negative gate bias stress in sequence) with different positive gate bias values (V GS+) on ΔV th. We found that ΔV th increases as the channel length decreases or V GS+ increases, due to the increase in the charge trapping rate. Finally, the degradation behaviors of a-IGZO TFTs are predicted.",

author = "Suehye Park and Cho, {Edward Namkyu} and Ilgu Yun",

note = "Funding Information: This work was supported by Yonsei University, Institute of TMS Information Technology, a Brain Korea 21 program, Korea.",

year = "2012",

month = sep,

doi = "10.1016/j.microrel.2012.07.005",

language = "English",

volume = "52",

pages = "2215--2219",

journal = "Microelectronics Reliability",

issn = "0026-2714",

publisher = "Elsevier Limited",

number = "9-10",

}

TY - JOUR

T1 - Threshold voltage shift prediction for gate bias stress on amorphous InGaZnO thin film transistors

AU - Park, Suehye

AU - Cho, Edward Namkyu

AU - Yun, Ilgu

N1 - Funding Information: This work was supported by Yonsei University, Institute of TMS Information Technology, a Brain Korea 21 program, Korea.

PY - 2012/9

Y1 - 2012/9

N2 - The demand for amorphous InGaZnO (a-IGZO) thin film transistors (TFTs) has increased due to the high mobility and suitability for low temperature fabrication. A prediction of the threshold voltage shift (ΔV th) under bias stress is required for the commercial use of a-IGZO TFTs. We have investigated effects of the channel length and alternating pulse bias (positive and negative gate bias stress in sequence) with different positive gate bias values (V GS+) on ΔV th. We found that ΔV th increases as the channel length decreases or V GS+ increases, due to the increase in the charge trapping rate. Finally, the degradation behaviors of a-IGZO TFTs are predicted.

AB - The demand for amorphous InGaZnO (a-IGZO) thin film transistors (TFTs) has increased due to the high mobility and suitability for low temperature fabrication. A prediction of the threshold voltage shift (ΔV th) under bias stress is required for the commercial use of a-IGZO TFTs. We have investigated effects of the channel length and alternating pulse bias (positive and negative gate bias stress in sequence) with different positive gate bias values (V GS+) on ΔV th. We found that ΔV th increases as the channel length decreases or V GS+ increases, due to the increase in the charge trapping rate. Finally, the degradation behaviors of a-IGZO TFTs are predicted.

UR - http://www.scopus.com/inward/record.url?scp=84866742404&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84866742404&partnerID=8YFLogxK

U2 - 10.1016/j.microrel.2012.07.005

DO - 10.1016/j.microrel.2012.07.005

M3 - Article

AN - SCOPUS:84866742404

VL - 52

SP - 2215

EP - 2219

JO - Microelectronics Reliability

JF - Microelectronics Reliability

SN - 0026-2714

IS - 9-10

ER -

Threshold voltage shift prediction for gate bias stress on amorphous InGaZnO thin film transistors

Abstract

Bibliographical note

All Science Journal Classification (ASJC) codes

Access to Document

Other files and links

Fingerprint

Cite this