Thyristor-based volatile memory in nano-scale CMOS

Rich Roy, Farid Nemati, Ken Young, Bruce Bateman, Rajesh Chopra, Seongook Jung, Chiming Show, Hyun Jin Cho

Research output: Chapter in Book/Report/Conference proceedingConference contribution

2 Citations (Scopus)

Abstract

A thyristor-based memory cell technology provides SRAM-like performance at 2× to 3× the density of conventional 6T SRAM. The technology is readily embedded into conventional nano-scale CMOS and scales into future SOI and FinFET technologies. A 19mm2 0.13μm 9Mb SOI test chip has a 0.562μm2 cell with a cell-RAV time <2ns.

Original languageEnglish
Title of host publication2006 IEEE International Solid-State Circuits Conference, ISSCC - Digest of Technical Papers
Publication statusPublished - 2006 Dec 1
Event2006 IEEE International Solid-State Circuits Conference, ISSCC - San Francisco, CA, United States
Duration: 2006 Feb 62006 Feb 9

Other

Other2006 IEEE International Solid-State Circuits Conference, ISSCC
CountryUnited States
CitySan Francisco, CA
Period06/2/606/2/9

Fingerprint

Thyristors
Static random access storage
Data storage equipment

All Science Journal Classification (ASJC) codes

  • Electronic, Optical and Magnetic Materials
  • Electrical and Electronic Engineering

Cite this

Roy, R., Nemati, F., Young, K., Bateman, B., Chopra, R., Jung, S., ... Cho, H. J. (2006). Thyristor-based volatile memory in nano-scale CMOS. In 2006 IEEE International Solid-State Circuits Conference, ISSCC - Digest of Technical Papers [1696327]
Roy, Rich ; Nemati, Farid ; Young, Ken ; Bateman, Bruce ; Chopra, Rajesh ; Jung, Seongook ; Show, Chiming ; Cho, Hyun Jin. / Thyristor-based volatile memory in nano-scale CMOS. 2006 IEEE International Solid-State Circuits Conference, ISSCC - Digest of Technical Papers. 2006.
@inproceedings{db9fa28db02c4067944aaa0f14ddc1d8,
title = "Thyristor-based volatile memory in nano-scale CMOS",
abstract = "A thyristor-based memory cell technology provides SRAM-like performance at 2× to 3× the density of conventional 6T SRAM. The technology is readily embedded into conventional nano-scale CMOS and scales into future SOI and FinFET technologies. A 19mm2 0.13μm 9Mb SOI test chip has a 0.562μm2 cell with a cell-RAV time <2ns.",
author = "Rich Roy and Farid Nemati and Ken Young and Bruce Bateman and Rajesh Chopra and Seongook Jung and Chiming Show and Cho, {Hyun Jin}",
year = "2006",
month = "12",
day = "1",
language = "English",
isbn = "1424400791",
booktitle = "2006 IEEE International Solid-State Circuits Conference, ISSCC - Digest of Technical Papers",

}

Roy, R, Nemati, F, Young, K, Bateman, B, Chopra, R, Jung, S, Show, C & Cho, HJ 2006, Thyristor-based volatile memory in nano-scale CMOS. in 2006 IEEE International Solid-State Circuits Conference, ISSCC - Digest of Technical Papers., 1696327, 2006 IEEE International Solid-State Circuits Conference, ISSCC, San Francisco, CA, United States, 06/2/6.

Thyristor-based volatile memory in nano-scale CMOS. / Roy, Rich; Nemati, Farid; Young, Ken; Bateman, Bruce; Chopra, Rajesh; Jung, Seongook; Show, Chiming; Cho, Hyun Jin.

2006 IEEE International Solid-State Circuits Conference, ISSCC - Digest of Technical Papers. 2006. 1696327.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - Thyristor-based volatile memory in nano-scale CMOS

AU - Roy, Rich

AU - Nemati, Farid

AU - Young, Ken

AU - Bateman, Bruce

AU - Chopra, Rajesh

AU - Jung, Seongook

AU - Show, Chiming

AU - Cho, Hyun Jin

PY - 2006/12/1

Y1 - 2006/12/1

N2 - A thyristor-based memory cell technology provides SRAM-like performance at 2× to 3× the density of conventional 6T SRAM. The technology is readily embedded into conventional nano-scale CMOS and scales into future SOI and FinFET technologies. A 19mm2 0.13μm 9Mb SOI test chip has a 0.562μm2 cell with a cell-RAV time <2ns.

AB - A thyristor-based memory cell technology provides SRAM-like performance at 2× to 3× the density of conventional 6T SRAM. The technology is readily embedded into conventional nano-scale CMOS and scales into future SOI and FinFET technologies. A 19mm2 0.13μm 9Mb SOI test chip has a 0.562μm2 cell with a cell-RAV time <2ns.

UR - http://www.scopus.com/inward/record.url?scp=39749187678&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=39749187678&partnerID=8YFLogxK

M3 - Conference contribution

SN - 1424400791

SN - 9781424400799

BT - 2006 IEEE International Solid-State Circuits Conference, ISSCC - Digest of Technical Papers

ER -

Roy R, Nemati F, Young K, Bateman B, Chopra R, Jung S et al. Thyristor-based volatile memory in nano-scale CMOS. In 2006 IEEE International Solid-State Circuits Conference, ISSCC - Digest of Technical Papers. 2006. 1696327