Total energy minimization of real-time tasks in an on-chip multiprocessor using dynamic voltage scaling efficiency metric

Hyunjin Kim, Hyejeong Hong, Hong Sik Kim, Jin Ho Ahn, Sungho Kang

Research output: Contribution to journalArticle

17 Citations (Scopus)

Abstract

This paper proposes an algorithm that provides both dynamic voltage scaling and power shutdown to minimize the total energy consumption of an application executed on an on-chip multiprocessor. The proposed algorithm provides an extended schedule and stretch method, where task computations are iteratively stretched within the slack of a time-constrained dependent task set. In addition, the break-even threshold interval for amortizing the shutdown overhead is considered. By evaluating each set of stretched task computations, an energy-efficient set is obtained. The proposed dynamic voltage scaling efficiency metric is the ratio of the reduced energy to the increased cycle time when the supply voltage is scaled, which can be used to determine the task computation cycle to be stretched. Experimental results show that the proposed algorithm outperforms the traditional schedule and stretch method in the various evaluations of target real applications.

Original languageEnglish
Article number4655562
Pages (from-to)2088-2092
Number of pages5
JournalIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Volume27
Issue number11
DOIs
Publication statusPublished - 2008 Nov 1

Fingerprint

Energy utilization
Electric potential
Voltage scaling

All Science Journal Classification (ASJC) codes

  • Software
  • Computer Graphics and Computer-Aided Design
  • Electrical and Electronic Engineering

Cite this

@article{113a9c2eebd744379e3415a69ebce794,
title = "Total energy minimization of real-time tasks in an on-chip multiprocessor using dynamic voltage scaling efficiency metric",
abstract = "This paper proposes an algorithm that provides both dynamic voltage scaling and power shutdown to minimize the total energy consumption of an application executed on an on-chip multiprocessor. The proposed algorithm provides an extended schedule and stretch method, where task computations are iteratively stretched within the slack of a time-constrained dependent task set. In addition, the break-even threshold interval for amortizing the shutdown overhead is considered. By evaluating each set of stretched task computations, an energy-efficient set is obtained. The proposed dynamic voltage scaling efficiency metric is the ratio of the reduced energy to the increased cycle time when the supply voltage is scaled, which can be used to determine the task computation cycle to be stretched. Experimental results show that the proposed algorithm outperforms the traditional schedule and stretch method in the various evaluations of target real applications.",
author = "Hyunjin Kim and Hyejeong Hong and Kim, {Hong Sik} and Ahn, {Jin Ho} and Sungho Kang",
year = "2008",
month = "11",
day = "1",
doi = "10.1109/TCAD.2008.2006094",
language = "English",
volume = "27",
pages = "2088--2092",
journal = "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
issn = "0278-0070",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "11",

}

Total energy minimization of real-time tasks in an on-chip multiprocessor using dynamic voltage scaling efficiency metric. / Kim, Hyunjin; Hong, Hyejeong; Kim, Hong Sik; Ahn, Jin Ho; Kang, Sungho.

In: IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 27, No. 11, 4655562, 01.11.2008, p. 2088-2092.

Research output: Contribution to journalArticle

TY - JOUR

T1 - Total energy minimization of real-time tasks in an on-chip multiprocessor using dynamic voltage scaling efficiency metric

AU - Kim, Hyunjin

AU - Hong, Hyejeong

AU - Kim, Hong Sik

AU - Ahn, Jin Ho

AU - Kang, Sungho

PY - 2008/11/1

Y1 - 2008/11/1

N2 - This paper proposes an algorithm that provides both dynamic voltage scaling and power shutdown to minimize the total energy consumption of an application executed on an on-chip multiprocessor. The proposed algorithm provides an extended schedule and stretch method, where task computations are iteratively stretched within the slack of a time-constrained dependent task set. In addition, the break-even threshold interval for amortizing the shutdown overhead is considered. By evaluating each set of stretched task computations, an energy-efficient set is obtained. The proposed dynamic voltage scaling efficiency metric is the ratio of the reduced energy to the increased cycle time when the supply voltage is scaled, which can be used to determine the task computation cycle to be stretched. Experimental results show that the proposed algorithm outperforms the traditional schedule and stretch method in the various evaluations of target real applications.

AB - This paper proposes an algorithm that provides both dynamic voltage scaling and power shutdown to minimize the total energy consumption of an application executed on an on-chip multiprocessor. The proposed algorithm provides an extended schedule and stretch method, where task computations are iteratively stretched within the slack of a time-constrained dependent task set. In addition, the break-even threshold interval for amortizing the shutdown overhead is considered. By evaluating each set of stretched task computations, an energy-efficient set is obtained. The proposed dynamic voltage scaling efficiency metric is the ratio of the reduced energy to the increased cycle time when the supply voltage is scaled, which can be used to determine the task computation cycle to be stretched. Experimental results show that the proposed algorithm outperforms the traditional schedule and stretch method in the various evaluations of target real applications.

UR - http://www.scopus.com/inward/record.url?scp=54949156025&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=54949156025&partnerID=8YFLogxK

U2 - 10.1109/TCAD.2008.2006094

DO - 10.1109/TCAD.2008.2006094

M3 - Article

AN - SCOPUS:54949156025

VL - 27

SP - 2088

EP - 2092

JO - IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

JF - IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

SN - 0278-0070

IS - 11

M1 - 4655562

ER -