TY - GEN
T1 - Towards optimal adaptive routing in 3D NoC with limited vertical bandwidth
AU - Lee, Gunhee
AU - Lee, Jinho
AU - Choi, Kiyoung
PY - 2013
Y1 - 2013
N2 - 3D NoC is one of the most promising technologies that can overcome the performance barrier of traditional multi-core system. While TSV is the most popular method to realize vertical link for 3D IC, it has many fabrication challenges and the number of TSVs can be limited in practice, thereby limiting vertical bandwidth. Some adaptive routing algorithms have been studied to overcome the bandwidth mismatch. However, there has been no previous study on how much improvement can be achieved by such new algorithms. This paper explores 3D NoC's performance upper-bound beyond which we believe no practically realizable algorithm can reach. We also propose a practically realizable algorithm that achieves performance close to the upper-bound.
AB - 3D NoC is one of the most promising technologies that can overcome the performance barrier of traditional multi-core system. While TSV is the most popular method to realize vertical link for 3D IC, it has many fabrication challenges and the number of TSVs can be limited in practice, thereby limiting vertical bandwidth. Some adaptive routing algorithms have been studied to overcome the bandwidth mismatch. However, there has been no previous study on how much improvement can be achieved by such new algorithms. This paper explores 3D NoC's performance upper-bound beyond which we believe no practically realizable algorithm can reach. We also propose a practically realizable algorithm that achieves performance close to the upper-bound.
UR - http://www.scopus.com/inward/record.url?scp=84892942808&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=84892942808&partnerID=8YFLogxK
U2 - 10.1145/2536522.2536534
DO - 10.1145/2536522.2536534
M3 - Conference contribution
AN - SCOPUS:84892942808
SN - 9781450323703
T3 - ACM International Conference Proceeding Series
SP - 23
EP - 26
BT - 6th International Workshop on Network on Chip Architectures, NoCArc 2013 - In Conjunction with the 46th Annual IEEE/ACM International Symposium on Microarchitecture, MICRO 2013
T2 - 6th International Workshop on Network on Chip Architectures, NoCArc 2013 - In Conjunction with the 46th Annual IEEE/ACM International Symposium on Microarchitecture, MICRO 2013
Y2 - 8 December 2013 through 8 December 2013
ER -