Trade-off strategies in designing capacitor voltage balancing schemes for modular multilevel converter HVDC

Taesik Nam, Heejin Kim, Sangmin Kim, Gum Tae Son, Yong Ho Chung, Jung Wook Park, Chan Ki Kim, Kyeon Hur

Research output: Contribution to journalArticle

3 Citations (Scopus)

Abstract

This paper focuses on the engineering trade-offs in designing capacitor voltage balancing schemes for modular multilevel converters (MMC) HVDC: regulation performance and switching loss. MMC is driven by the on/off switch operation of numerous submodules and the key design concern is balancing submodule capacitor voltages minimizing switching transition among submodules because it represents the voltage regulation performance and system loss. This paper first introduces the state-ofthe-art MMC-HVDC submodule capacitor voltage balancing methods reported in the literatures and discusses the trade-offs in designing these methods for HVDC application. This paper further proposes a submodule capacitor balancing scheme exploiting a control signal to flexibly interchange between the on-state and the off-state submodules. The proposed scheme enables desired performance-based voltage regulation and avoids unnecessary switching transitions among submodules, consequently reducing the switching loss. The flexibility and controllability particularly fit in high-level MMC HVDC applications where the aforementioned design trade-offs become more crucial. Simulation studies for MMC HVDC are performed to demonstrate the validity and effectiveness of the proposed capacitor voltage balancing algorithm.

Original languageEnglish
Pages (from-to)829-838
Number of pages10
JournalJournal of Electrical Engineering and Technology
Volume11
Issue number4
DOIs
Publication statusPublished - 2016 Jul

Fingerprint

Capacitors
Electric potential
Voltage control
Interchanges
Controllability
Switches

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering

Cite this

Nam, Taesik ; Kim, Heejin ; Kim, Sangmin ; Son, Gum Tae ; Chung, Yong Ho ; Park, Jung Wook ; Kim, Chan Ki ; Hur, Kyeon. / Trade-off strategies in designing capacitor voltage balancing schemes for modular multilevel converter HVDC. In: Journal of Electrical Engineering and Technology. 2016 ; Vol. 11, No. 4. pp. 829-838.
@article{a7fbfe0638694f13be8460521a7a1d9b,
title = "Trade-off strategies in designing capacitor voltage balancing schemes for modular multilevel converter HVDC",
abstract = "This paper focuses on the engineering trade-offs in designing capacitor voltage balancing schemes for modular multilevel converters (MMC) HVDC: regulation performance and switching loss. MMC is driven by the on/off switch operation of numerous submodules and the key design concern is balancing submodule capacitor voltages minimizing switching transition among submodules because it represents the voltage regulation performance and system loss. This paper first introduces the state-ofthe-art MMC-HVDC submodule capacitor voltage balancing methods reported in the literatures and discusses the trade-offs in designing these methods for HVDC application. This paper further proposes a submodule capacitor balancing scheme exploiting a control signal to flexibly interchange between the on-state and the off-state submodules. The proposed scheme enables desired performance-based voltage regulation and avoids unnecessary switching transitions among submodules, consequently reducing the switching loss. The flexibility and controllability particularly fit in high-level MMC HVDC applications where the aforementioned design trade-offs become more crucial. Simulation studies for MMC HVDC are performed to demonstrate the validity and effectiveness of the proposed capacitor voltage balancing algorithm.",
author = "Taesik Nam and Heejin Kim and Sangmin Kim and Son, {Gum Tae} and Chung, {Yong Ho} and Park, {Jung Wook} and Kim, {Chan Ki} and Kyeon Hur",
year = "2016",
month = "7",
doi = "10.5370/JEET.2016.11.4.829",
language = "English",
volume = "11",
pages = "829--838",
journal = "Journal of Electrical Engineering and Technology",
issn = "1975-0102",
publisher = "Korean Institute of Electrical Engineers",
number = "4",

}

Trade-off strategies in designing capacitor voltage balancing schemes for modular multilevel converter HVDC. / Nam, Taesik; Kim, Heejin; Kim, Sangmin; Son, Gum Tae; Chung, Yong Ho; Park, Jung Wook; Kim, Chan Ki; Hur, Kyeon.

In: Journal of Electrical Engineering and Technology, Vol. 11, No. 4, 07.2016, p. 829-838.

Research output: Contribution to journalArticle

TY - JOUR

T1 - Trade-off strategies in designing capacitor voltage balancing schemes for modular multilevel converter HVDC

AU - Nam, Taesik

AU - Kim, Heejin

AU - Kim, Sangmin

AU - Son, Gum Tae

AU - Chung, Yong Ho

AU - Park, Jung Wook

AU - Kim, Chan Ki

AU - Hur, Kyeon

PY - 2016/7

Y1 - 2016/7

N2 - This paper focuses on the engineering trade-offs in designing capacitor voltage balancing schemes for modular multilevel converters (MMC) HVDC: regulation performance and switching loss. MMC is driven by the on/off switch operation of numerous submodules and the key design concern is balancing submodule capacitor voltages minimizing switching transition among submodules because it represents the voltage regulation performance and system loss. This paper first introduces the state-ofthe-art MMC-HVDC submodule capacitor voltage balancing methods reported in the literatures and discusses the trade-offs in designing these methods for HVDC application. This paper further proposes a submodule capacitor balancing scheme exploiting a control signal to flexibly interchange between the on-state and the off-state submodules. The proposed scheme enables desired performance-based voltage regulation and avoids unnecessary switching transitions among submodules, consequently reducing the switching loss. The flexibility and controllability particularly fit in high-level MMC HVDC applications where the aforementioned design trade-offs become more crucial. Simulation studies for MMC HVDC are performed to demonstrate the validity and effectiveness of the proposed capacitor voltage balancing algorithm.

AB - This paper focuses on the engineering trade-offs in designing capacitor voltage balancing schemes for modular multilevel converters (MMC) HVDC: regulation performance and switching loss. MMC is driven by the on/off switch operation of numerous submodules and the key design concern is balancing submodule capacitor voltages minimizing switching transition among submodules because it represents the voltage regulation performance and system loss. This paper first introduces the state-ofthe-art MMC-HVDC submodule capacitor voltage balancing methods reported in the literatures and discusses the trade-offs in designing these methods for HVDC application. This paper further proposes a submodule capacitor balancing scheme exploiting a control signal to flexibly interchange between the on-state and the off-state submodules. The proposed scheme enables desired performance-based voltage regulation and avoids unnecessary switching transitions among submodules, consequently reducing the switching loss. The flexibility and controllability particularly fit in high-level MMC HVDC applications where the aforementioned design trade-offs become more crucial. Simulation studies for MMC HVDC are performed to demonstrate the validity and effectiveness of the proposed capacitor voltage balancing algorithm.

UR - http://www.scopus.com/inward/record.url?scp=84974824321&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84974824321&partnerID=8YFLogxK

U2 - 10.5370/JEET.2016.11.4.829

DO - 10.5370/JEET.2016.11.4.829

M3 - Article

AN - SCOPUS:84974824321

VL - 11

SP - 829

EP - 838

JO - Journal of Electrical Engineering and Technology

JF - Journal of Electrical Engineering and Technology

SN - 1975-0102

IS - 4

ER -