Vertically and laterally self-aligned double layer of nanocrystals in nanopatterned dielectric layer for nanocrystal floating gate memory device

Quanli Hu, Tae Kwang Eom, Soo Hyun Kim, Hyung Jun Kim, Hyun Ho Lee, Yong Sang Kim, Du Yeol Ryu, Ki Bum Kim, Tae Sik Yoon

Research output: Contribution to journalArticle

8 Citations (Scopus)

Abstract

The formation of a vertically and laterally self-aligned double layer of CdSe colloidal nanocrystals (NCs) in a nanopatterned dielectric layer on Si substrate was demonstrated by a repeating dip-coating process for NC deposition and atomic layer deposition (ALD) of Al2 O3 layer. A nanopatterned SiO2 /Si substrate was formed by patterning with a self-assembled diblock copolymer. After the selective deposition of the first NC layer inside the SiO2 nanopattern by dip-coating, an Al2 O 3 interdielectric layer and the second NC layer in the Al2 O3 nanopattern were sequentially deposited. The capacitance-voltage measurement of an Al-gate/ALD- Al2 O3 (25 nm) /second-CdSe-NCs/ ALD-Al2 O3 (2 nm) /first-CdSe -NCs/nanopatterned- SiO2 (15 nm) /p-Si substrate structure showed the flatband voltage shift through the charge transport between the gate and NCs.

Original languageEnglish
JournalElectrochemical and Solid-State Letters
Volume13
Issue number11
DOIs
Publication statusPublished - 2010 Sep 20

Fingerprint

Nanocrystals
floating
nanocrystals
Data storage equipment
Atomic layer deposition
atomic layer epitaxy
coating
Substrates
Coatings
Capacitance measurement
Voltage measurement
electrical measurement
Block copolymers
Charge transfer
copolymers
capacitance
shift
Electric potential
electric potential

All Science Journal Classification (ASJC) codes

  • Chemical Engineering(all)
  • Materials Science(all)
  • Physical and Theoretical Chemistry
  • Electrical and Electronic Engineering
  • Electrochemistry

Cite this

Hu, Quanli ; Eom, Tae Kwang ; Kim, Soo Hyun ; Kim, Hyung Jun ; Lee, Hyun Ho ; Kim, Yong Sang ; Ryu, Du Yeol ; Kim, Ki Bum ; Yoon, Tae Sik. / Vertically and laterally self-aligned double layer of nanocrystals in nanopatterned dielectric layer for nanocrystal floating gate memory device. In: Electrochemical and Solid-State Letters. 2010 ; Vol. 13, No. 11.
@article{c661588b14cf497da6b2900873b54ea1,
title = "Vertically and laterally self-aligned double layer of nanocrystals in nanopatterned dielectric layer for nanocrystal floating gate memory device",
abstract = "The formation of a vertically and laterally self-aligned double layer of CdSe colloidal nanocrystals (NCs) in a nanopatterned dielectric layer on Si substrate was demonstrated by a repeating dip-coating process for NC deposition and atomic layer deposition (ALD) of Al2 O3 layer. A nanopatterned SiO2 /Si substrate was formed by patterning with a self-assembled diblock copolymer. After the selective deposition of the first NC layer inside the SiO2 nanopattern by dip-coating, an Al2 O 3 interdielectric layer and the second NC layer in the Al2 O3 nanopattern were sequentially deposited. The capacitance-voltage measurement of an Al-gate/ALD- Al2 O3 (25 nm) /second-CdSe-NCs/ ALD-Al2 O3 (2 nm) /first-CdSe -NCs/nanopatterned- SiO2 (15 nm) /p-Si substrate structure showed the flatband voltage shift through the charge transport between the gate and NCs.",
author = "Quanli Hu and Eom, {Tae Kwang} and Kim, {Soo Hyun} and Kim, {Hyung Jun} and Lee, {Hyun Ho} and Kim, {Yong Sang} and Ryu, {Du Yeol} and Kim, {Ki Bum} and Yoon, {Tae Sik}",
year = "2010",
month = "9",
day = "20",
doi = "10.1149/1.3479548",
language = "English",
volume = "13",
journal = "Electrochemical and Solid-State Letters",
issn = "1099-0062",
publisher = "Electrochemical Society, Inc.",
number = "11",

}

Vertically and laterally self-aligned double layer of nanocrystals in nanopatterned dielectric layer for nanocrystal floating gate memory device. / Hu, Quanli; Eom, Tae Kwang; Kim, Soo Hyun; Kim, Hyung Jun; Lee, Hyun Ho; Kim, Yong Sang; Ryu, Du Yeol; Kim, Ki Bum; Yoon, Tae Sik.

In: Electrochemical and Solid-State Letters, Vol. 13, No. 11, 20.09.2010.

Research output: Contribution to journalArticle

TY - JOUR

T1 - Vertically and laterally self-aligned double layer of nanocrystals in nanopatterned dielectric layer for nanocrystal floating gate memory device

AU - Hu, Quanli

AU - Eom, Tae Kwang

AU - Kim, Soo Hyun

AU - Kim, Hyung Jun

AU - Lee, Hyun Ho

AU - Kim, Yong Sang

AU - Ryu, Du Yeol

AU - Kim, Ki Bum

AU - Yoon, Tae Sik

PY - 2010/9/20

Y1 - 2010/9/20

N2 - The formation of a vertically and laterally self-aligned double layer of CdSe colloidal nanocrystals (NCs) in a nanopatterned dielectric layer on Si substrate was demonstrated by a repeating dip-coating process for NC deposition and atomic layer deposition (ALD) of Al2 O3 layer. A nanopatterned SiO2 /Si substrate was formed by patterning with a self-assembled diblock copolymer. After the selective deposition of the first NC layer inside the SiO2 nanopattern by dip-coating, an Al2 O 3 interdielectric layer and the second NC layer in the Al2 O3 nanopattern were sequentially deposited. The capacitance-voltage measurement of an Al-gate/ALD- Al2 O3 (25 nm) /second-CdSe-NCs/ ALD-Al2 O3 (2 nm) /first-CdSe -NCs/nanopatterned- SiO2 (15 nm) /p-Si substrate structure showed the flatband voltage shift through the charge transport between the gate and NCs.

AB - The formation of a vertically and laterally self-aligned double layer of CdSe colloidal nanocrystals (NCs) in a nanopatterned dielectric layer on Si substrate was demonstrated by a repeating dip-coating process for NC deposition and atomic layer deposition (ALD) of Al2 O3 layer. A nanopatterned SiO2 /Si substrate was formed by patterning with a self-assembled diblock copolymer. After the selective deposition of the first NC layer inside the SiO2 nanopattern by dip-coating, an Al2 O 3 interdielectric layer and the second NC layer in the Al2 O3 nanopattern were sequentially deposited. The capacitance-voltage measurement of an Al-gate/ALD- Al2 O3 (25 nm) /second-CdSe-NCs/ ALD-Al2 O3 (2 nm) /first-CdSe -NCs/nanopatterned- SiO2 (15 nm) /p-Si substrate structure showed the flatband voltage shift through the charge transport between the gate and NCs.

UR - http://www.scopus.com/inward/record.url?scp=77956606409&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=77956606409&partnerID=8YFLogxK

U2 - 10.1149/1.3479548

DO - 10.1149/1.3479548

M3 - Article

VL - 13

JO - Electrochemical and Solid-State Letters

JF - Electrochemical and Solid-State Letters

SN - 1099-0062

IS - 11

ER -