Vlsi architecture design of motion vector processor for H.264/AVC

Kiwon Yoo, Jae Hun Lee, Kwanghoon Sohn

Research output: Chapter in Book/Report/Conference proceedingConference contribution

7 Citations (Scopus)

Abstract

H.264/AVC has considerably complex derivation process of motion data in comparison with that of previous video standards. It mainly results from advanced motion vector prediction process to cope with various macroblock partitions and spatial/temporal direct modes. This paper addresses the efficient hardware design of the motion vector processor of full-compliant H.264/AVC High Profile (HP) decoder and its FPGA implementation. It has the processing capability of HD1080 (1920 × 1088) at 60 frames per second (fps) that is asymptotic to Level 4.2 of the standard. To do this, several design considerations are investigated and the solutions for them are presented. The proposed design was realized with 41 K logic gates and 4,608 bits SRAM at the operating frequency of 266 MHz and was completely conformed by means of Allegro compliance bitstreams on an FPGA platform.

Original languageEnglish
Title of host publication2008 IEEE International Conference on Image Processing, ICIP 2008 Proceedings
Pages1412-1415
Number of pages4
DOIs
Publication statusPublished - 2008
Event2008 IEEE International Conference on Image Processing, ICIP 2008 - San Diego, CA, United States
Duration: 2008 Oct 122008 Oct 15

Publication series

NameProceedings - International Conference on Image Processing, ICIP
ISSN (Print)1522-4880

Other

Other2008 IEEE International Conference on Image Processing, ICIP 2008
CountryUnited States
CitySan Diego, CA
Period08/10/1208/10/15

All Science Journal Classification (ASJC) codes

  • Software
  • Computer Vision and Pattern Recognition
  • Signal Processing

Fingerprint Dive into the research topics of 'Vlsi architecture design of motion vector processor for H.264/AVC'. Together they form a unique fingerprint.

  • Cite this

    Yoo, K., Lee, J. H., & Sohn, K. (2008). Vlsi architecture design of motion vector processor for H.264/AVC. In 2008 IEEE International Conference on Image Processing, ICIP 2008 Proceedings (pp. 1412-1415). [4712029] (Proceedings - International Conference on Image Processing, ICIP). https://doi.org/10.1109/ICIP.2008.4712029