W-band CMOS 4-bit phase shifter for high power and phase compression points

Hyo Sung Lee, Byung Wook Min

Research output: Contribution to journalArticle

13 Citations (Scopus)

Abstract

A CMOS 4-bit phase shifter is designed for W-band applications using a 65-nm CMOS process. Switched-delay-type 90°, 45° , and 22.5° 1-bit phase shifters are designed to have high power-handling capability using a signal line bias voltage. The power and phase compression of 90° , 45°, and 22.5° phase shifters are analyzed, and the phase shifters are optimally cascaded for high power and phase compression points. The measured insertion loss of the 4-bit phase shifter is-25\pm 2.1 dB , and the root mean square (RMS) gain error of the 16 different phase states is 1.1 dB at 77 GHz. An input and output return loss is less than-8 dB at 70-85 GHz. The phase shifter has the RMS phase error of 7.2° at 77 GHz and is less than 11.25° at 75-85 GHz. The measured minimum 1-dB power compression point of 16 different phase states is 15.0 dBm. The high input power also compresses the phase adjustment range and increases the phase error, which is limited to 11.25° up to the input power of 21 dBm. The phase shifter consumes no dc current and occupies a small chip area of 0.122 mm2, excluding pads.

Original languageEnglish
Article number6922518
Pages (from-to)1-5
Number of pages5
JournalIEEE Transactions on Circuits and Systems II: Express Briefs
Volume62
Issue number1
DOIs
Publication statusPublished - 2015 Jan 1

Fingerprint

Phase shifters
Bias voltage
Insertion losses

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering

Cite this

@article{b2f3da75b04249ec8c3e81f5cc524155,
title = "W-band CMOS 4-bit phase shifter for high power and phase compression points",
abstract = "A CMOS 4-bit phase shifter is designed for W-band applications using a 65-nm CMOS process. Switched-delay-type 90°, 45° , and 22.5° 1-bit phase shifters are designed to have high power-handling capability using a signal line bias voltage. The power and phase compression of 90° , 45°, and 22.5° phase shifters are analyzed, and the phase shifters are optimally cascaded for high power and phase compression points. The measured insertion loss of the 4-bit phase shifter is-25\pm 2.1 dB , and the root mean square (RMS) gain error of the 16 different phase states is 1.1 dB at 77 GHz. An input and output return loss is less than-8 dB at 70-85 GHz. The phase shifter has the RMS phase error of 7.2° at 77 GHz and is less than 11.25° at 75-85 GHz. The measured minimum 1-dB power compression point of 16 different phase states is 15.0 dBm. The high input power also compresses the phase adjustment range and increases the phase error, which is limited to 11.25° up to the input power of 21 dBm. The phase shifter consumes no dc current and occupies a small chip area of 0.122 mm2, excluding pads.",
author = "Lee, {Hyo Sung} and Min, {Byung Wook}",
year = "2015",
month = "1",
day = "1",
doi = "10.1109/TCSII.2014.2362732",
language = "English",
volume = "62",
pages = "1--5",
journal = "IEEE Transactions on Circuits and Systems II: Express Briefs",
issn = "1549-7747",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "1",

}

W-band CMOS 4-bit phase shifter for high power and phase compression points. / Lee, Hyo Sung; Min, Byung Wook.

In: IEEE Transactions on Circuits and Systems II: Express Briefs, Vol. 62, No. 1, 6922518, 01.01.2015, p. 1-5.

Research output: Contribution to journalArticle

TY - JOUR

T1 - W-band CMOS 4-bit phase shifter for high power and phase compression points

AU - Lee, Hyo Sung

AU - Min, Byung Wook

PY - 2015/1/1

Y1 - 2015/1/1

N2 - A CMOS 4-bit phase shifter is designed for W-band applications using a 65-nm CMOS process. Switched-delay-type 90°, 45° , and 22.5° 1-bit phase shifters are designed to have high power-handling capability using a signal line bias voltage. The power and phase compression of 90° , 45°, and 22.5° phase shifters are analyzed, and the phase shifters are optimally cascaded for high power and phase compression points. The measured insertion loss of the 4-bit phase shifter is-25\pm 2.1 dB , and the root mean square (RMS) gain error of the 16 different phase states is 1.1 dB at 77 GHz. An input and output return loss is less than-8 dB at 70-85 GHz. The phase shifter has the RMS phase error of 7.2° at 77 GHz and is less than 11.25° at 75-85 GHz. The measured minimum 1-dB power compression point of 16 different phase states is 15.0 dBm. The high input power also compresses the phase adjustment range and increases the phase error, which is limited to 11.25° up to the input power of 21 dBm. The phase shifter consumes no dc current and occupies a small chip area of 0.122 mm2, excluding pads.

AB - A CMOS 4-bit phase shifter is designed for W-band applications using a 65-nm CMOS process. Switched-delay-type 90°, 45° , and 22.5° 1-bit phase shifters are designed to have high power-handling capability using a signal line bias voltage. The power and phase compression of 90° , 45°, and 22.5° phase shifters are analyzed, and the phase shifters are optimally cascaded for high power and phase compression points. The measured insertion loss of the 4-bit phase shifter is-25\pm 2.1 dB , and the root mean square (RMS) gain error of the 16 different phase states is 1.1 dB at 77 GHz. An input and output return loss is less than-8 dB at 70-85 GHz. The phase shifter has the RMS phase error of 7.2° at 77 GHz and is less than 11.25° at 75-85 GHz. The measured minimum 1-dB power compression point of 16 different phase states is 15.0 dBm. The high input power also compresses the phase adjustment range and increases the phase error, which is limited to 11.25° up to the input power of 21 dBm. The phase shifter consumes no dc current and occupies a small chip area of 0.122 mm2, excluding pads.

UR - http://www.scopus.com/inward/record.url?scp=84920859223&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84920859223&partnerID=8YFLogxK

U2 - 10.1109/TCSII.2014.2362732

DO - 10.1109/TCSII.2014.2362732

M3 - Article

AN - SCOPUS:84920859223

VL - 62

SP - 1

EP - 5

JO - IEEE Transactions on Circuits and Systems II: Express Briefs

JF - IEEE Transactions on Circuits and Systems II: Express Briefs

SN - 1549-7747

IS - 1

M1 - 6922518

ER -