W-band CMOS 4-bit phase shifter for high power and phase compression points

Hyo Sung Lee, Byung Wook Min

Research output: Contribution to journalArticle

14 Citations (Scopus)

Abstract

A CMOS 4-bit phase shifter is designed for W-band applications using a 65-nm CMOS process. Switched-delay-type 90°, 45° , and 22.5° 1-bit phase shifters are designed to have high power-handling capability using a signal line bias voltage. The power and phase compression of 90° , 45°, and 22.5° phase shifters are analyzed, and the phase shifters are optimally cascaded for high power and phase compression points. The measured insertion loss of the 4-bit phase shifter is-25\pm 2.1 dB , and the root mean square (RMS) gain error of the 16 different phase states is 1.1 dB at 77 GHz. An input and output return loss is less than-8 dB at 70-85 GHz. The phase shifter has the RMS phase error of 7.2° at 77 GHz and is less than 11.25° at 75-85 GHz. The measured minimum 1-dB power compression point of 16 different phase states is 15.0 dBm. The high input power also compresses the phase adjustment range and increases the phase error, which is limited to 11.25° up to the input power of 21 dBm. The phase shifter consumes no dc current and occupies a small chip area of 0.122 mm2, excluding pads.

Original languageEnglish
Article number6922518
Pages (from-to)1-5
Number of pages5
JournalIEEE Transactions on Circuits and Systems II: Express Briefs
Volume62
Issue number1
DOIs
Publication statusPublished - 2015 Jan 1

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering

Fingerprint Dive into the research topics of 'W-band CMOS 4-bit phase shifter for high power and phase compression points'. Together they form a unique fingerprint.

  • Cite this